February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes

Introduction With decreasing dynamic random-access memory (DRAM) cell sizes, DRAM process development has become increasingly difficult. Bit-line (BL) sensing margins and refresh times have become problematic as cell sizes have […]