• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Automotive MEMS accelerometer design verification – A real life example
Figure 2. Virtual metrology results for minimum and maximum area.
Pathfinding by process window modeling: Advanced DRAM capacitor patterning process window evaluation using virtual fabrication
September 22, 2022
Figure 1 - SEMulator3D® process flow for creating an airgap in a FinFET model. The visibility deposit step creates the airgap by pinching off the airgap at the top. The CMP step is then used to remove the excess nitride. Scale bar is 10nm. The airgap reduces the parasitic capacitance between gate and source/drain. The size of the airgap can be controlled by varying the etch depth, tilt and source sigma of the etching reagents.
Creating Airgaps to Reduce Parasitic Capacitance in FEOL
October 27, 2022

Automotive MEMS accelerometer design verification – A real life example

Published by Coventor at October 15, 2022
Categories
  • Coventor Blog
Tags
  • CoventorMP
  • MEMS
  • MEMS Accelerometer
Figure 4:  CoventorWare® result showing maximum stress on the frame for 75e3 g’s is within yield strength of silicon

Figure 4:  CoventorWare® result showing maximum stress on the frame for 75e3 g’s is within yield strength of silicon

Standard Finite Element (FE) models, especially those that incorporate multiple physical domains, consist of detailed representations of a device that include a large number of Degrees of Freedom (DoF).  The Degrees of Freedom in a design are the number of independent variables or parameters needed to describe the motion or state of the device. Generally, the larger the number of Degrees of Freedom, the greater the requirements for analysis both in terms of computational resources and simulation time. Finite Element models can achieve a high level of confidence in the predictive accuracy of a design, due to the ability to systematically increase the number of Degrees of Freedom until a sufficiently dense representation is achieved for all physical domains under investigation. However, this strategy can come at the cost of long simulation times.

Accordingly, a common practice in the MEMS industry is to rely on Reduced Order Models (ROMs, alternatively described as Compact Models), to decrease the number of Degrees of Freedom and subsequently reduce simulation times. [1] Compact modeling is a common technique employed by circuit engineers to generate models that are sufficiently simple to be used during simulation, but also accurate enough to allow engineers to trust the results. [2] Although several Reduced Order Model approaches include mechanical nonlinearities [3], these ROMs often neglect nonlinear characteristics critical for MEMS inertial sensor design, such as electrostatic spring softening effects associated with electromechanical coupling or contact mechanics.

Recently, Coventor worked with our colleagues at NXP Semiconductors to help them verify the design of an automotive High-G MEMS capacitive accelerometer. The design was comprised of a lateral accelerometer surrounded by a flexible stop frame. NXP designers used a nonlinear, compact model developed in MEMS+ to model this design. MEMS+ models display the accuracy found in a detailed, standard Finite Element model but with a significant reduction in the number of Degrees of Freedom normally required during Finite Element modeling. [4,5]

To improve their design, the NXP design team developed a coupled, multi-physics compact model that included relevant nonlinear physics using CoventorMP® (MEMS+). These compact models incorporated all coupled multi-physical nonlinearities essential to the design of their accelerometer and the surrounding frame, including electrostatic softening and contact.   The models replicated the complete behavior of the accelerometer system, without the uncertainty associated with generating custom ROMs or the lengthy simulation times seen using a Finite Element approach.

The capacitive accelerometer developed by NXP is shown in Figure 1. The flexible model was built using nonlinear Timoshenko and Bernoulli beam components available in the MEMS+ library.  The model was able to capture all relevant mechanical nonlinearities in the springs and proof-mass. The gap-closing sense and self-test electrodes in the design (Figure 2) are capable of modeling sense capacitance changes, along with contact and squeezed-film damping effects. The frame surrounding the accelerometer acts as a flexible motion stop, and is included in the MEMS+ design (Figure 2). The ability to model the interaction between the transducer and its enclosure is a critical engineering requirement for MEMS designers, and can be completed using MEMS+.

Figure 1:  Lateral accelerometer and flexible stop frame design from NXP modeled in MEMS+

Figure 1:  Lateral accelerometer and flexible stop frame design from NXP modeled in MEMS+

 

Figure 2:  Expanded view of accelerometer and stop frame, with product details highlighted

Figure 2:  Expanded view of accelerometer and stop frame, with product details highlighted

NXP performed parametric studies during their design process, varying the Critical Dimensions (CDs) of spring element widths and proof-mass thicknesses, to model what might happen if the device were over-etched or under-etched during production.   The etch loss effects on device capacitance that were seen in the model correlated well with actual measured capacitance for static low and high bias conditions. In addition, the dynamic behavior of the device was accurately predicted by the compact modeling approach used in MEMS+.  The model provided a complete transient simulation response for the accelerometer and the surrounding stop frame, with only a few minutes needed for each simulation. NXP was able to simulate expected dynamic impact forces on the flexible stops using a sinusoidal shock force with peak magnitudes of 25e3 g’s, 50e3 g’s and 75e3 g’s (Figure 3). The compact model was subsequently transferred to CoventorWare®, a complementary standard FE solver within the CoventorMP suite. Using CoventorWare, a static stress analysis was performed that subjected the surrounding frame to the maximum contact force extracted during the transient shock simulations completed in MEMS+ (Figure 4).   This static analysis indicated that the displacement of the frame would not create a risk of device failure under the maximum contact force expected.

Figure 3:  Impact force on the stoppers for 25e3 g’s, 50e3 g’s and 75e3 g’s shocks

Figure 3:  Impact force on the stoppers for 25e3 g’s, 50e3 g’s and 75e3 g’s shocks

 

Figure 4:  CoventorWare® result showing maximum stress on the frame for 75e3 g’s is within yield strength of silicon

Figure 4:  CoventorWare® result showing maximum stress on the frame for 75e3 g’s is within yield strength of silicon

NXP’s models could accurately predict the transient, dynamic response of their design to shock stimuli. Their compact model could also produce modeling results of transient, nonlinear behavior within practical simulation times, unlike Finite Element approaches. By employing compact models to represent the transducer and flexible lateral overload stoppers in the accelerometer, NXP was able to perform comprehensive design exploration that would have been essentially impossible using standard Finite Element (FE) modeling.  In addition, NXP was able to easily transfer their compact model to Coventor’s standard finite element modeling tool (CoventorWare), to verify that the design was not subject to shock-based failures. Using CoventorMP, the team at NXP was able to perform a large number of design iterations in a reasonable timeframe. This allowed them to reduce dynamic contact forces in their final accelerometer design, and to ultimately improve the reliability of the final product.

 

Acknowledgment:  This article is based upon a joint publication authored by Tousif Shaikh and Aaron Geisberger of NXP Semiconductors, Inc., and Brian van Dyk and Arnaud Parent of Coventor, entitled “AUTOMOTIVE MEMS ACCELEROMETER DESIGN VERIFICATION USING NONLINEAR COMPACT MODELING”, Hilton Head 2022,  Solid-State Sensors, Actuators and Microsystems Workshop, June 5-9, 2022  

 

References

  1. L. Feng, P. Benner, J. Korvik, “System-Level Modelling of MEMS by Means of Model Order Reduction (Mathematical Approximation) – Mathematical Background”, in System-level Modeling of MEMS, WILEY-VCH Verlag GmbH & Co. KGaA, 2013, pp. 53-93.
  2. Gennady Gildenblat. Compact Modeling: Principles, Techniques and Applications https://link.springer.com/book/10.1007%2F978-90-481-8614-3
  3. T. Mähne, K. Kehr, A. Franke, J. Hauer and B. Schmidt, “Creating Virtual Prototypes of Complex Micro-Electro-Mechanical Transducers Using Reduced-Order Modelling and VHDL-AMS,” in Proc. of the 8th International Forum on Specification and Design Languages, 2005.
  4. A. Parent, A. Krust, G. Lorenz, I. Favorskiy and T. Piirainen, “Efficient nonlinear Simulink models of MEMS gyroscopes generated with a novel model order reduction method”, IEEE Proceedings, June 2015.
  5. G. Lorenz and G. Schröpfer, “3D Parametric-Library-Based MEMS/IC Design,” in System-level Modeling of MEMS, WILEY-VCH Verlag GmbH & Co.KGaA, 2013, pp. 407-424.
Share
Coventor
Coventor

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER