• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Breakthrough MEMS Models for System and IC Designers
The Unsung Heroes of CoventorWare
August 4, 2014
Time required for transient simulation of a MEMS gyro with Coventor behavioral modeling approach (Architect3D until 2009 and MEMS+ thereafter)
Modeling as a Foundation for TSensors Acceleration
November 26, 2014

Breakthrough MEMS Models for System and IC Designers

Published by Coventor at September 7, 2014
Categories
  • Coventor Blog
Tags
  • CoventorMP
  • MEMS
  • TCAD

We just rolled out MEMS+ 5.0 with lots of new capabilities for our users. I discussed some of the new features, support of scanning mirrors in particular, in a previous post. This time I would like to focus on the new capabilities for exporting reduced order models (ROMs) of MEMS devices that system engineers can place in their Simulink schematics and IC designers can place in their circuit schematics.

Before getting into the technical stuff, allow me to provide some motivation. To design the control and signal processing electronics that go around every MEMS device, system engineers usually work in Simulink while circuit designers work in schematic entry tools such as Cadence Virtuoso. There’s a MEMS block in their flow diagram or schematic with an underlying model that captures the coupled electromechanical behavior of the MEMS device. It’s common practice to “hand craft” the MEMS behavioral model, but hand crafted models have many shortcomings: they’re usually over simplified, capturing only one degree of freedom and omitting nonlinear effects. Furthermore, it’s difficult to keep hand crafted models in sync with evolving device designs. All of these shortcomings can be avoided by using ROMs exported from MEMS+ instead of hand-crafted models.

The ROM export capability was first introduced in our MEMS+ 4.0 release as a means to write out Verilog-A models. Verilog-A is the most commonly used hard ware description language (HDL). Nearly every mixed-signal circuit simulator is able to read and simulate models written in Verilog-A. Verilog-A models are basically text files which can be easily exchanged without requiring special software or licensing. The task of exporting Verilog-A from MEMS+ presented us with two development challenges: 1) how could we shrink our sophisticated C++ based model library into a simple text file?; and 2) how could we satisfy our customer’s needs for IP protection? ROM proved to be the solution: it allowed us to take compact “snap shots” of our sophisticated nonlinear multi-physics models, which we write out as text. Since those “snap shots” are essentially abstract mathematical matrices, all geometrical design IP stays protected even if the actual Verilog-A model can be opened and read in any text editor.
Not only has Verilog-A model export proved to be an excellent way to exchange information with in-house engineers or external partners without revealing IP, it has also turned out to be a new milestone in our quest to reduce simulation time. Verilog-A ROMs run up to 100 times faster than our full MEMS+ models in Cadence Virtuoso or MATLAB Simulink. To be sure, there is a price to pay. ROMs are what they are, approximations of their original fully nonlinear masters. Model accuracy is judged differently at different stages of the design process. IC designers are often willing to trade simulation accuracy for speed. In MEMS+ 5.0 we introduce a new set of controls which let users trade accuracy for speed, ranging all the way from a simple linear mass-spring-damper to a sophisticated nonlinear ROM which rivals the original full nonlinear reference in accuracy. In fact, it turned out to be a great strength that MEMS+ allows users to run transient simulations with both the fully non-linear model and the ROM, and compare the results. Imagine doing this with ROMs extracted from standard FEA codes? In fact, we quickly learned how essential it is to have an accurate nonlinear reference when creating a ROM.

As soon as we introduced fast running ROMs in Verilog-A, our customers requested ROMs for MATLAB Simulink as well. I’m proud to say that we added this capability in MEMS+ 5.0! In MEMS+ 5.0 users can decide whether to write out ROMs in Verilog-A or our new MROM file format. MROM files can be loaded into Simulink just like any other MEMS+ schematic file. The corresponding Simulink symbol will be created automatically.

Furthermore, MEMS+ 5.0 includes another world’s first: simulation results from the new MROMs can be viewed and animated in 3D, just like results from full MEMS+ models. With MEMS+ 5.0, users can benefit from the unrivaled simulation speed of ROMs without forgoing the critical insights provided by 3D result visualizations.

Share
Coventor
Coventor

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER