• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Connecting SEMulator3D to Third-Party Design and Analysis Software Using Meshing
MEMS Blog Figure 1 Reverse engineered gyroscope, with suspension spring displayed in the call-out circle
Improving Your Understanding of Advanced Inertial MEMS Design
March 24, 2021
Figure 2: Piezoelectric µ-mirror
Overview of Piezoelectric MEMS: Principles, Applications and the Future
April 29, 2021

Connecting SEMulator3D to Third-Party Design and Analysis Software Using Meshing

Published by Kira Egelhofer Ruegger at April 15, 2021
Categories
  • Coventor Blog
Tags
  • mesh
  • Meshing
  • SEMulator3D
  • TCAD
Figure 2. SEMulator3D meshes generated for the model shown in Fig. 1. Left: Delaunay; Center: standard; Right: simple. Cross sections are shown for the Delaunay and standard meshes but the full model is shown for the simple mesh because the volume mesh is not accessible and thus no cross-section view is possible.

Figure 2. SEMulator3D meshes generated for the model shown in Fig. 1. Left: Delaunay; Center: standard; Right: simple. Cross sections are shown for the Delaunay and standard meshes but the full model is shown for the simple mesh because the volume mesh is not accessible and thus no cross-section view is possible.

In the semiconductor modeling world, no simulation software can do everything. That is, each has its own strengths – process modeling, lithography analysis, and circuit design being a few examples. Semiconductor engineers who perform simulation need to understand the strengths of each of their tools and use them together to take advantage of what each has to offer. Here, we show how SEMulator3D® software can generate meshes compatible with a wide variety of other electronic design and analysis (EDA) tools, and discuss the advantages of using this capability.

In addition to its other capabilities, SEMulator3D can export realistic and silicon-accurate 2D and 3D semiconductor structural meshes. A mesh is a collection of two and/or three-dimensional elements (defined by their points or vertices) that describes the geometry of the structure in question (Figure 1).  SEMulator3D users can take advantage of one of its primary strengths – generating highly accurate 3D models – while still working with other software tools that accept a mesh for input. This allows SEMulator3D silicon-accurate 3D structures to be used with other common software tools that cannot generate these structures on their own.

Figure 1. Fin model built with SEMulator3D (top left), visualized SEMulator3D-generated mesh (top right), and close-up of the same mesh (bottom).

Figure 1. Fin model built with SEMulator3D (top left), visualized SEMulator3D-generated mesh (top right), and close-up of the same mesh (bottom).

In SEMulator3D, there are currently three different types of meshes that can be selected during the mesh export step. Available mesh export types include Delaunay, standard, and simple meshes (Figure 2). There are also different types of mesh file extensions that allow a user to choose how the mesh information is stored in a saved file. The file extension (or format) is dictated by the target software and/or the targeted use. For example, for meshes to be imported into MathWorks® MATLAB® or Simulink®, the user chooses the *.STL file extension when naming the mesh export files. SEMulator3D mesh files are compatible with a wide and diverse range of software tools.

Figure 2. SEMulator3D meshes generated for the model shown in Fig. 1. Left: Delaunay; Center: standard; Right: simple. Cross sections are shown for the Delaunay and standard meshes but the full model is shown for the simple mesh because the volume mesh is not accessible and thus no cross-section view is possible.

Figure 2. SEMulator3D meshes generated for the model shown in Fig. 1. Left: Delaunay; Center: standard; Right: simple. Cross sections are shown for the Delaunay and standard meshes but the full model is shown for the simple mesh because the volume mesh is not accessible and thus no cross-section view is possible.

In addition to different mesh file types, there are two different mesh structures generated in the mesh export step: a 3D volume mesh and a 2D surface mesh. The volume mesh represents the geometry of the entire 3D structure.  The surface mesh represents the geometry on the exterior face of a 3D volume, and will vary based upon how the volume mesh was built.   A volume mesh is always generated in SEMulator3D, whether the user saves it or not (the surface mesh must always be saved by the user). The volume mesh is not generated when using the “simple” mesh type.

There are some additional considerations when exporting a mesh using SEMulator3D. Computer memory is an important factor, particularly when meshing a complex and/or large structure. Even with sufficient memory, meshing may take a significant amount of time in any EDA software. Additionally, there may be aspects of the receiving software that should be considered during the mesh export process. Some third-party software has an upper limit on the number of elements in an imported mesh file.  There are several parameters that a user can modify in SEMulator3D during the mesh export process to control the exported mesh, such as maximum mesh element size, types of mesh optimization (global vs. local), and the time limit of the mesh optimization process.

In summary, semiconductor engineers can take advantage of SEMulator3D’s ability to generate realistic semiconductor geometries and easily export silicon-accurate 2D and 3D mesh geometry to third-party tools. Exporting meshes in this manner supports the combined use of SEMulator3D best-in-class 3D modeling with a wide variety of other electronic design and analysis software tools.

Share
Kira Egelhofer Ruegger
Kira Egelhofer Ruegger
Dr. Kira Egelhofer Ruegger joined Coventor in September 2020 after completing her PhD in Chemistry at the University of Oregon, where her doctoral work focused on quantifying fundamental charge transfer processes at modified semiconductor/metal interfaces. Kira is a member of Coventor’s North American SP&I Team, where she works as a Semiconductor Process and Integration Engineer supporting SEMulator3D engagements with our customers.

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER