• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Coventor showcases MEMS design advances at IEEE MEMS 2012
WiSpry RF MEMS wins big with Samsung Flash
January 18, 2012
Coventor Gets to Know MEMS Community in Israel
March 22, 2012

Coventor showcases MEMS design advances at IEEE MEMS 2012

Published by Coventor at February 17, 2012
Categories
  • Coventor Blog
Tags
  • CoventorMP

Coventor had its latest MEMS design solutions on display at the recent IEEE MEMS 2012 conference in Paris. The annual gathering of MEMS experts attracted more than 700 attendees from around the world, who came to see and hear about important developments in MEMS design and implementation. Of particular interest among attendees were design, simulation and analysis tools, electro-mechanical integration techniques, assembly and packaging approaches, and fabrication technologies.

Coventor was well-positioned with demonstrations of its newest products, including the just released CoventorWare 2012, which brings even greater levels of productivity and efficiency to the MEMS modeling, design and analysis process. Also of interest was the MEMS+ solution, which targets developers looking to integrate MEMS with traditional IC and system level design methodologies, using tight links to popular design environments from Cadence and The MathWorks.

There was considerable interest and a wide range of papers presented on a variety of innovative MEMS-enabled applications areas at the event, including mechanical, thermal, and magnetic sensors and actuators, opto-mechanical and fluidic micro devices and microsystems, as well as MEMS for data storage, biomedical engineering, wireless communication, power supply and energy harvesting.

“These types of events are great for us to get a finger directly on the pulse of the industry and see what people are working on in the MEMS space so we can better provide solutions that meet the market requirements,” said Mike Jamiolkowski, Coventor’s CEO. “We met many of our top customers here and it’s an ideal way to exchange ideas.

A highlight of MEMS 2012 was a special VIP lunch that Coventor hosted. Guests we are able to meet the Coventor executive team, and hear first hand from them about the strategic directions Coventor is taking to enhance its MEMS design platform. Among the key focus areas for the Coventor R&D team are:

1. Enabling MEMS+IC simulations of multi-sensor systems (e.g. IMUs)
2. Verifying complex sensor designs with FEM/BEM field solvers
3. Providing a platform for a complete MEMS+IC verification flow
4. Predicting MEMS process issues before actual fabrication

An informal survey of attendees also revealed the most pressing issues facing MEMS designers. The highest priority, by far, is more accurate MEMS+ simulations. After that is faster simulation as well as the ability to handle packaging effects and parasitics. We value this type of feedback and are confident it maps well to the product development initiatives we are pushing forward with in the coming year.

Share
Coventor
Coventor

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER