• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.
Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope
February 27, 2023
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.
A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
March 22, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes

Published by Dempsey Deng at February 28, 2023
Categories
  • Coventor Blog
Tags
  • SEMulator3D; DRAM; FEOL
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

Introduction

With decreasing dynamic random-access memory (DRAM) cell sizes, DRAM process development has become increasingly difficult. Bit-line (BL) sensing margins and refresh times have become problematic as cell sizes have decreased, due to an increase in BL parasitic capacitance (Cb). The main factor impacting Cb  is the parasitic capacitance between the BL and the node contact (CBL-NC) [1]. To reduce CBL-NC , low k spacers and airgap spacers are optional structures that have been proposed for use in DRAM memory cell architecture.

Si based experimentation could be used to evaluate new process integration schemes for these low k and airgap spacer structures, but this can be time-consuming and costly in practice. In this work, we will demonstrate how virtual fabrication can be used to evaluate new process integration schemes to reduce DRAM bitline parasitic capacitance   [2]. We will review a simulation study of CBL-NC using a Nitride-Oxide-Nitride (NON) spacer and evaluate the improvement in using either a low k spacer or an airgap spacer. The purpose of this analysis is to obtain a quantified comparison between various integration schemes (NON/low k/airgap spacer integration schemes) and to provide clear guidance for process developers.

Process flow and virtual metrology description

Virtual structures were built using the SEMulator3D® virtual fabrication platform. Fig. 1 displays the final structure using a NON spacer (a), low-k spacer (b) and airgap spacer (c). The NON spacer consists of a  Nitride-Oxide-Nitride structure. The low k spacer replaces Nitride (SN) with a low k, formation low k-Oxide-low k spacer structure. The airgap spacer is created by etching a dummy oxide (OX) spacer to form a Nitride-air-Nitride spacer structure. After the virtual structures were built, capacitance extraction was performed to evaluate the CBL-NC performance using different process integration schemes.

Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

 

Bar chart of CBL-NC capacitance values between the bitline and node contact (in 10-6 PF) for NON, Low K and Airgap spacers

Fig. 2: CBL_NC   in different integration schemes

 

Results

Figure 2 displays the extract capacitance results using our selected integration schemes. The low-k bit-line spacer integration scheme improves C BL_NC   by about 16% compared to the original NON bit-line spacer. The airgap spacer integration scheme improves C BL_NC by about 33% compared to the original NON spacer configuration.

Conclusion

In this study, virtual fabrication was used to evaluate different process integration schemes to reduce bit-line parasitic capacitance in an advanced DRAM structure. The virtual evaluation provided clear and quantified guidance to help guide developers in their choice of integration schemes that can improve parasitic capacitance in an advanced DRAM structure.

References

[1]   Q. Han, M. Cai, B. Wu and K. Cao.2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)2020, pp. 1-3.

[2]   Q. Wang, Y. De Chen, J. Huang, B. Vincent and J. Ervin. 2022 China Semiconductor Technology International Conference (CSTIC)2022, pp. 1-4.

 

Share
Dempsey Deng
Dempsey Deng
Dempsey Deng is a Semiconductor & Process Integration Engineer at Coventor, a Lam Research Company. Dempsey previously worked at United Microelectronics Corporation (UMC) in ReRam process development. Prior to his work at UMC, Dempsey worked at both Xiamen Silan Jike Microelectronics and Changjiang Storage Technology as an etch process engineer, where he was responsible for 32/64P channel hole etch process development and optimization of back-end metal CT processing. Dempsey holds a MS degree in Materials Science from the Wuhan Institute of Technology.

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER