• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • How does Line Edge Roughness (LER) affect Semiconductor Performance at Advanced Nodes ?
Figure 1: Reverse Engineered Drawing of a STMicroelectronics Gyroscope (source: TechInsights)
How Can You Use a GDS Layout File to Quickly Create a Simulation Ready MEMS Model?
July 29, 2022
Figure 2: MEMS+ modal simulation result of a Quad Mass Gyroscope model built using published designs [2]. This Gyroscope comprises two degenerate, anti-phase X- and Y-vibratory modes that can be used in whole-angle mode.
Modeling an Actual Foucault’s Pendulum – Design Implications for MEMS Gyroscopes
September 21, 2022

How does Line Edge Roughness (LER) affect Semiconductor Performance at Advanced Nodes ?

Published by Yu De Chen at August 18, 2022
Categories
  • Coventor Blog
Tags
  • BEOL
  • Etch
  • Lithography and Patterning
  • Process Window Optimization
  • SEMulator3D
Figure 2: (a) Layout design, (b) Top view of a typical metal line generated, (c) cross sectional view of the metal line, (d) LER status of RMS and Correlation length split.

Figure 2: (a) Layout design, (b) Top view of a typical metal line generated, (c) cross sectional view of the metal line, (d) LER status of RMS and Correlation length split.

Introduction

BEOL metal line RC delay has become a dominant factor that limits chip performance at advanced nodes [1]. Smaller metal line pitches require a narrower line CD and line-to-line spacing, which introduces higher metal line resistance and line-to-line capacitance. This is demonstrated in Figure 1, which displays a simulation of line resistance vs. line CD across different BEOL metals. Even without line edge roughness (LER), the graph shows that resistance exponentially increases as line widths shrink [2]. To alleviate this problem, metal line CD optimization and careful metal material selection are required at smaller nodes.

Line edge roughness is also an important factor in determining electron surface scattering and subsequent line resistivity. Figure 1 (b) displays a scanning electron microscopy image of a typical 5 nm BEOL M2 line with visible LER [3]. Using virtual process modeling, we recently investigated the impact of LER on line-resistance, by varying RMS amplitude, correlation length, materials used and metal line CD.

Figure 1: (a) Line resistance vs line CD, (b) a SEM top view of 5 nm M2 (Courtesy from TechInsights).

Figure 1: (a) Line resistance vs line CD, (b) a SEM top view of 5 nm M2 (Courtesy from TechInsights).

Experimental Design and Execution

In a fab, it is difficult, expensive and time-consuming to perform LER variation experiments by varying line CDs and metals. On a Si wafer, control of LER is also difficult due to lithography and etch process variability and limits. In these circumstances, virtual fabrication may be a more direct and effective way to “virtually” generate replicas of actual LER metal line structures and to calculate resistivity across a host of variables [4].

Figure 2(a) shows a layout design to simulate LER using a virtual process modeling platform (SEMulator3D®). Figures 2(b) and 2(c) display the resulting virtually fabricated structures and their simulated  LER, from both a top view and a cross-sectional view. The LER can be modified directly in the lithography step of virtual fabrication by setting specific RMS amplitude (noise amplitude) and correlation lengths (noise frequency) values.  Figure 2 (d) displays a simple split experiment of different LER conditions. Line edge roughness is displayed as a function of different metal line CDs, RMS amplitude and correlation lengths.  This data was generated during a virtual Design of Experiments (DOE) in SEMulator3D.  To systematically investigate the impact of line edge roughness using different CDs and materials, experimental splits were completed using the split conditions shown in Table 1.  The corresponding metal line resistance was then extracted from the simulation results. For simplicity, liner material was not considered when simulating these structures.

Figure 2: (a) Layout design, (b) Top view of a typical metal line generated, (c) cross sectional view of the metal line, (d) LER status of RMS and Correlation length split.

Figure 2: (a) Layout design, (b) Top view of a typical metal line generated, (c) cross sectional view of the metal line, (d) LER status of RMS and Correlation length split.

 

Table 1: DOE split conditions.

Table 1: DOE split conditions.

DOE Results and Analysis

More than 1000 virtual DOE experiments were completed using the split conditions from Table 1, to understand the impact of LER on metal line resistance. During these experiments, we learned that:

  1. Resistance is strongly impacted by LER when the correlation length is small and high-frequency noise is present.
  2. At smaller line CDs, resistance is affected by the LER RMS amplitude and correlation length.
  3. Specific metals should be chosen to obtain the lowest absolute resistance value during all Line CD and LER conditions.

Conclusion

LER control will become increasingly important at advanced nodes, since LER has a strong impact on resistance at smaller metal line CDs.   We investigated the impact of LER on metal line resistance by varying metal line CDs and metal line materials during process modeling split experiments.

During EUV lithography, CDU and LER can be problematic due to the high testing cost and low energy density of most EUV tools. Under these circumstances, modifications to lithography development may be required to minimize LER. These modifications can be tested virtually, to lower the cost of development.   New EUV resist approaches (such as the dry resist proposed by Lam Research®) may also help decrease line edge roughness at lower EUV exposure energy.

At advanced nodes, proper choice of metal line materials, CD optimization, and resist development will all be required to reduce LER and line resistance caused by electron surface scattering.  Additional LER improvements (post lithography) may also be needed at future nodes to reduce LER-induced resistance.

 

Interested in learning more?

Download the full whitepaper “A Study of the Impact of Line Edge Roughness on Metal Line Resistance using Virtual Fabrication” to learn more.

Download Full Paper

 

References

  1. Chen, H. C., Fan, S. C., Lin, J. H., Cheng, Y. L., Jeng, S. P., & Wu, C. M. (2004). The impact of scaling on metal thickness for advanced back end of line interconnects. Thin solid films, 469, 487-490.
  2. van der Veen, M. H., Heyler, N., Pedreira, O. V., Ciofi, I., Decoster, S., Gonzalez, V. V., … & Tőkei, Z. (2018, June). Damascene benchmark of Ru, Co and Cu in scaled dimensions. In 2018 IEEE International Interconnect Technology Conference (IITC) (pp. 172-174). IEEE.
  3. Techinsights TSMC 5nm logic tear down report.
  4. http://www.coventor.com/products/semulator3d

 

Share
Yu De Chen
Yu De Chen
Yu De Chen is a member of the semiconductor process and integration (SPI) team at Coventor. Yu De worked at TSMC from 2012 to 2014 as a CVD and epitaxy engineer responsible for 16nm and 20nm epitaxy process implementation. In 2014, he joined UMC in Taiwan, working as an Senior OPC Engineer in patterning and design-technology co-optimization for advanced nodes. Yu De joined Coventor in July 2017, and is currently working for Coventor’s SPI group in Taiwan, performing semiconductor process development and applications engineering. Yu De received his Master’s Degree from the Institute of Applied Mechanics at the National Taiwan University in Taipei City, Taiwan.

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER