• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Introducing Nanosheets into Complementary-Field Effect Transistors (CFET)
Fig.1. Bin illustration (a) Pass, (b) HR, (c) VML, (d) MML, (e) VMO, (f) VMS.
Identifying and Preventing Process Failures at 7nm
April 17, 2020
Virtually every MEMS and sensor device inside the latest electronic products has been made using Lam Research equipment
Enabling Better MEMS from Concept to High Volume Manufacturing
June 26, 2020

Introducing Nanosheets into Complementary-Field Effect Transistors (CFET)

Published by Benjamin Vincent at May 26, 2020
Categories
  • Coventor Blog
Tags
  • CFET
  • DTCO (Design Technology Co-Optimization)
  • SEMulator3D
Fig 1: Geometrical CFET evolution from a 2 Nanowires-On- 2 Fins architecture to 2 Nanosheets-On- 2 Nanosheets architecture (NW: Nanowire, NS: Nanosheet, S: Source, D: Drain)

Fig 1: Geometrical CFET evolution from a 2 Nanowires-On- 2 Fins architecture to 2 Nanosheets-On- 2 Nanosheets architecture (NW: Nanowire, NS: Nanosheet, S: Source, D: Drain)

UNDERSTANDING THE BENEFITS AND CHALLENGES OF A NEW, NEXT-GENERATION SEMICONDUCTOR ARCHITECTURE

In our November 2019 blog [1], we discussed using virtual fabrication (SEMulator3D®) to benchmark different process integration options for Complementary-FET (CFET) fabrication. CFET is a CMOS architecture that was proposed by imec in 2018 [2].  This architecture contains p- and n-MOSFET structures built on top of each other, instead of having them located side-by-side.  In our previous blog, we reviewed the use of different starting substrates (Si bulk, SOI, DSOI) and their specific challenges and opportunities with respect to CFET fabrication. We only considered Fin (or Nanowire)-based transistor structures in our prior study.

In collaboration with imec, we have now extended our earlier benchmark study to review a new design comprised of horizontal nanosheet transistors. This new CFET design is formed by using two stacks (one for n- and one for p-transistors) of two Nanosheets, processed one on top of the other. Figure 1 depicts the geometrical evolution from a Nanowire-On-Fin CFET to a Nanosheet-On-Nanosheet CFET design.

Fig 1: Geometrical CFET evolution from a 2 Nanowires-On- 2 Fins architecture to 2 Nanosheets-On- 2 Nanosheets architecture (NW: Nanowire, NS: Nanosheet, S: Source, D: Drain)

Fig 1: Geometrical CFET evolution from a 2 Nanowires-On- 2 Fins architecture to 2 Nanosheets-On- 2 Nanosheets architecture (NW: Nanowire, NS: Nanosheet, S: Source, D: Drain)

Benefits of New CFET Architecture

This new CFET architecture has two key benefits, highlighted in a recent paper published in the Journal of the Electron Devices Society [3]:

  • The new design allows relaxation of the spacing between the p- and n- transistors. It also eliminates unexpected shorts between the top and the bottom device, which is a key potential failure experienced in Fin architectures.
  • Lithography and patterning variability have a lower impact on electrical performance in Nanosheet-based CFET designs compared to Nanowire-based designs. In our study, we reviewed variations in both p- and n-FET performance using SEMulator3D’s Device Analysis (transistor modeling) functions. We discovered that the Nanosheet option exhibited much tighter control of electrical performance than the Nanowire option.

Modeling Process Challenges of Nanosheets in a CFET Design

The CFET Nanosheet-On-Nanosheet architecture presents one key technical challenge during Replacement Metal Gate (RMG) process integration. Specifically, during the metal recess step, metal must remain on the two bottom nanosheets while it is being completely removed both on and in-between the two top nanosheets. In order to assess the feasibility of this process, we used the SEMulator3D Process Window Optimization (PWO) module [4] to determine process and process window requirements. Five process parameters were considered in our PWO study:

  • SOC recess depth and isotropy
  • Metal recess depth and isotropy and
  • SOC consumption during the metal recess step

One thousand (1,000) virtual wafer runs were executed with different distributions provided for each of the parameters.  We used a nominal value, standard deviation and search space range for each parameter listed earlier. The PWO module calculated the process window required to ensure that the RMG integration flow was successful.  The results (see Figure 2) indicated that:

    • Both SOC and metal recess must be fully isotopic
    • 90% selectivity of SOC is required during the metal recess (SOC etch rate = 0.1 * metal etch rate)
    • SOC and metal recess depth standard deviations must not be greater than 0.7nm (for 144 and 20nm recess targets, respectively)
Fig 2: Top – details on the distribution details for the five parameters considered in the 1000 run virtual DOE ; Bottom – SEMulator3D Process Window Optimization interface showing target and standard deviation values for each of the five parameters studied to reach a 99.8% predictive in-spec percentage target

Fig 2: Top – details on the distribution details for the five parameters considered in the 1000 run virtual DOE ; Bottom – SEMulator3D Process Window Optimization interface showing target and standard deviation values for each of the five parameters studied to reach a 99.8% predictive in-spec percentage target

Conclusion

In conclusion, prior to Si wafer processing or tapeout, virtual processing allowed us to:

  • Identify a promising new design architecture for CFET
  • Quantitatively highlight the benefit of our new design in comparison to earlier designs
  • Determine the process and process windows required to successfully implement a new CFET design and integration flow

Virtual fabrication is a very attractive methodology for technology pathfinding development.  It supports a greater number of technology and process experiments than is possible using wafer-based experimentation, with a much faster turnaround time and lower cost.

 

Interested in learning more?

Download the full whitepaper “A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options done by Virtual Fabrication” to learn more about this study.

Download Full Paper

 

References

[1] https://www.coventor.com/blog/a-study-of-next-generation-cfet-process-integration-options/

[2] https://www.imec-int.com/en/articles/imec-presents-complementary-fet-cfet-as-scaling-contender-for-nodes-beyond-n3

[3] https://www.coventor.com/paper/benchmark-study-complementary-field-effect-transistor-cfet-process-integration-options-virtual-fabrication/

[4] https://www.coventor.com/blog/control-variability-semi-process-window-optimization/

Share
Benjamin Vincent
Benjamin Vincent
Benjamin Vincent is the Worldwide Senior Manager of the semiconductor process and integration (SPI) team at Coventor. He has 15+ years of experience in semiconductor process engineering, including a position at imec (Belgium) from 2008 to 2012 as an epitaxy scientist in the advanced logic area. In 2013, he joined Intel in Santa Clara, CA, working on the development and launch of the first Intel Si photonics products (100G optical transceivers). Dr. Vincent joined Coventor in July 2017, first working for Coventor’s SPI group in Europe performing semiconductor process development and applications engineering. He received his MS Physics and Ph.D. in Material Science from the Institut Polytechnique de Grenoble, in Grenoble, France.

Related posts

Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen
Figure 4 displays a single image showing how surface roughness can get transferred to materials etched or deposited later. In this image, the surface roughness has led to scumming, which in turn caused lines to get shorted. The figure shows uneven lines due to surface roughness, with material left behind that crosses two of the lines and creates a short.

Figure 4: Surface roughness can get transferred to materials etched or deposited later. Here, the surface roughness has led to scumming, which in turn caused lines to get shorted.

January 13, 2023

Modeling of Line and Surface Roughness in Semiconductor Processing


Read more - Modeling of Line and Surface Roughness in Semiconductor Processing
Figure 2. Backside power delivery using buried power rails, based on [2] (not to scale).

Figure 2. Backside power delivery using buried power rails, based on [2] (not to scale).

December 19, 2022

The Other Side of the Wafer: The Latest Developments in Backside Power Delivery


Read more - The Other Side of the Wafer: The Latest Developments in Backside Power Delivery
Figure 1:   3D Gyroscope Model example with simulated pressure contours (left), and ambient cavity pressure vs. Q-factor graph with simulated and measured results (right) (courtesy: Murata)

Figure 1:   3D Gyroscope Model example with simulated pressure contours (left), and ambient cavity pressure vs. Q-factor graph with simulated and measured results (right) (courtesy: Murata)

November 28, 2022

Understanding Q-Factors in Gas Encapsulated MEMS Inertial Sensors


Read more - Understanding Q-Factors in Gas Encapsulated MEMS Inertial Sensors

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER