• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Introducing SEMulator3D Version 5.2
The Future of MEMS Sensor Design and Manufacturing
April 14, 2016
a. Fully aligned Via with Cu recess approach - Gayle Murdoch, b. STT-RAM - Davide Crotti, c. N10 Supernova2 process - Matt Gallagher
IMEC Partner Technical Week Review
June 14, 2016

Introducing SEMulator3D Version 5.2

Published by Coventor at May 10, 2016
Categories
  • Coventor Blog
Tags
  • SEMulator3D

The SEMulator3D software platform has once again been updated and improved with significantly more features, making it the industry leader in semiconductor virtual fabrication. 

In order to view massively large GDSII and Oasis layout files that are typical for today’s complex technology nodes, SEMulator3D 5.2 has introduced a new layout front-end called Layout Expert. This new layout tool enables the import of layout files that are multiple GB in size. The Layout Expert also provides the capability to extract smaller sections of layout that can then be imported to the Layout Editor, as well as the ability to merge multiple sections of layout that can also be read into the Layout Editor. These new Layout Expert features significantly enhance the seamless connection between reading large layout files into SEMulator3D and the subsequent execution of complex process integration models that produce virtual 3D wafer fabrication structures.

The new 5.2 release also provides a simple, one-click way to collect and ultimately distribute complete model files for sharing and version control purposes within an organization. The single click procedure creates a zip file of all necessary model files for easy distribution. Another new feature in 5.2 is a significantly improved “drag and drop” interface within the Process Editor. This enhanced feature is useful for inserting steps from the Process Library into the Process Editor and re-ordering process sequences.

The ability to run large DOE and process split variations within SEMulator3D using the Expeditor module has also been significantly enhanced in Version 5.2. In earlier versions, large batch jobs exhibited non-ideal scaling. In SEMulator3D 5.2, Expeditor runs scale very well up to much larger run numbers and the output folder control is much improved, reducing disk space requirements.

Two of the most important enhancements in SEMulator3D 5.2 have to do with exporting the highly detailed, silicon accurate device geometry created by the SEMulator3D process model into other TCAD software or metrology software tools. The first of these enhancements involves the standard voxel format, and enables direct import and export of voxel and dopant data. It’s fast, accurate and compact. The newly enhanced import/export file format is XML, with a mixture of ASCII and binary data, and contains:

• Voxel data (direct import and export to SEMulator3D with no translation)
• Dopant data
• Material and Dopant type description
• Metrology and Structure Search (measurement) results
• Additional meta-data (coordinates, voxel size, etc.)

The file structure is modular, versioned, and will be extended in the future to include additional data of interest.

The second of these enhancements is an improvement in mesh generation reliability. The meshing algorithms now contain additional quality checks and more powerful repair methods. Numerous other meshing algorithms have been improved, resulting in a more accurate and robust mesh generation process. In addition, support for two new export formats has been added. Surface and volume meshes can now be exported to VTK’s compressed XML formats, thereby allowing for compact storage as well as further processing in standard tools.

Share
Coventor
Coventor

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER