• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Micro Loading and its Impact on Device Performance: A Wiggling Active Area Case in an Advanced DRAM Process
Fig 5: ALD thickness dependence and layer etch. Using profiled anisotropic etching of the SiO2 (blue) and SiN (green), the resulting hole shape can be determined using varying ALD thicknesses. The best shape is found at a 23.5 nm ALD value, using a Semulator 3D visibility etch model that was previously validated again actual etch results.
Accelerating the Development of Dry Etch Processes during Feature Dependent Etch
September 23, 2020
Lam_GAA_10.26.20_sq
FinFETs Give Way to Gate-All-Around
November 16, 2020

Micro Loading and its Impact on Device Performance: A Wiggling Active Area Case in an Advanced DRAM Process

Published by QingPeng Wang at October 23, 2020
Categories
  • Coventor Blog
Tags
  • DRAM
  • DTCO (Design Technology Co-Optimization)
  • SEMulator3D
Fig. 6: Channel leakage profile from the fin surface to the fin center at different sidewall angle splits.

Fig. 6: Channel leakage profile from the fin surface to the fin center at different sidewall angle splits.

In a DRAM structure, the charging and discharging process of capacitor-based memory cells is directly controlled by the transistor [1].With transistor sizes approaching the lower limits of physical achievability, manufacturing variability and micro loading effects are becoming increasingly critical DRAM performance (and yield) limiters. The transistor’s AA (active area) dimension and profile are important factors that influence advanced DRAM yield and performance. In this study, we will demonstrate how SEMulator3D can be used to study micro loading and manufacturing variability in an advanced DRAM process that exhibits a wiggling AA profile [2].

A. Wiggling AA and its mechanism

Wiggling AA profiles can be found in almost all commercialized DRAM products produced by leading DRAM manufacturers. The wiggling AA profiles exhibit not only wiggling center lines, but also CD differences in the regions neighboring the cut areas (see Fig. 1) [3,4,5].

Fig.1. Planar view of the AA profiles of 1x DRAM devices from three different manufacturers [4,5,6] (Courtesy: TechInsights).

Fig. 2 presents a brief illustration of the transistor  fin etch process. During the fin (AA) dry etch process, the sidewall will be passivated by the etch byproduct and exhibit a taper sidewall profile. Since more Si needs to be removed from the region around site A than from the region around site B, more reagent will be consumed, and more byproduct will be generated around site A than around site B (see Fig. 2(b)). Finally, sidewall passivation near site A displays a much more tapered sidewall profile than the region near site B after fin etch (see Fig. 2(c)).   This process creates the wiggling AA profile effect described.

Fig. 2 Illustration of the wiggling AA profile in the Fin etch process (a) hard mask top view before etch, (b) pattern dependence etch comparison between site A and B, (c) top view after fin etch.

B. Wiggling AA modeling

SEMulator3D provides a novel pseudo-3D approach to pattern dependence modeling based on 2D proximity functions.   By using this pattern dependence modeling technique, we can create a 3D model of a DRAM device and mimic a wiggling AA profile.  Figure 3 presents the layout design, pattern-dependent mask, 3D structure and planar view of a DRAM simulation undertaken in SEMulator3D. Comparing 3(d) with Fig. 1(c), a similar wiggling AA profile is observed, demonstrating that the model properly reflects real Si manufacturing results. Figure 4 displays the AA profile at different fin heights, highlighting that the wiggling is much more severe at the bottom of the structure than at the top of the device.

Fig. 3: (a) Layout design, (b) PDE mask generated from hard mask, (c) 3D structure after fin etch, (d) AA profile seen using a planar cut on the middle of the fin.

Fig. 3: (a) Layout design, (b) PDE mask generated from hard mask, (c) 3D structure after fin etch, (d) AA profile seen using a planar cut on the middle of the fin.

 

Fig. 4: AA profile at different fin heights (a) 3d view cut on wordline, (b) cross-sectional view cut on wordline, (c) 3d view cut at fin top, (d) 3d view cut at fin middle, (e) 3d view cut at fin bottom

Fig. 4: AA profile at different fin heights (a) 3d view cut on wordline, (b) cross-sectional view cut on wordline, (c) 3d view cut at fin top, (d) 3d view cut at fin middle, (e) 3d view cut at fin bottom

C. Device simulation and analysis

In a DRAM cell with a buried word line, the transistor channel is located near the middle of the fin, where the wiggling profile is more severe than at the fin top (see Fig. 4 (c) and (d)).   Consequently, the final fin CD under the channel will be much larger due to sidewall passivation.

Fig. 5: DRAM structure after capacitance contact formation, (a) 3D view, (b) single device chopped, (c) Along fin cut and port define

Fig. 5: DRAM structure after capacitance contact formation, (a) 3D view, (b) single device chopped, (c) Along fin cut and port define

To evaluate the impact of the wiggling AA profile on device performance, sidewall angle splits of 0.1, 2.5, and 5 degrees were modeled in SEMulator3D to mimic varying levels of AA wiggling. A single device was cropped out from a full loop DRAM structure to perform electrical analysis (see Fig. 5(b)). Electrical ports (source, drain, gate, and sub) were assigned in SEMulator3D to collect electrical measurements (see Fig. 5(c)). A built-in drift-diffusion solver in SEMulator3D was then used to calculate the electrical performance changes that could be expected due to different wiggling AA profiles.

Fig. 6 displays off-state leakage current distribution calculated in the fin at various sidewall angles.  Most leakage current was concentrated in the center of the fin (for all sidewall angles), far from the gate metal and not strongly controlled by the gate electrical field. Because of the diminished gate controllability in a fatter fin (at a higher sidewall angle), the leakage current density is much higher in a fat fin than in a thinner fin.

Fig. 6: Channel leakage profile from the fin surface to the fin center at different sidewall angle splits.

Fig. 6: Channel leakage profile from the fin surface to the fin center at different sidewall angle splits.

Conclusions

In this study, transistor micro loading effects in an advanced DRAM process were analyzed and modeled using SEMulator3D. The analysis demonstrated that micro loading induced during pattern-dependent etch can cause a wiggling AA profile. This micro loading has a large influence on the device’s electrical performance, especially the off-state leakage which is a key factor in determining the data retention capabilities of the DRAM cells.

 

Interested in learning more?

Download the full whitepaper “A Study of Wiggling AA modeling and Its Impact on the Device Performance in Advanced DRAM” to learn more.

Download Full Paper

 

References

  1. Lee D, Kim Y, Pekhimenko G, Khan S, Seshadri V, Chang K, Mutlu O. Adaptive-latency DRAM: Optimizing DRAM timing for the common-case. In 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA) 2015 Feb 7 (pp. 489-501). IEEE.
  2. http://www.coventor.com/products/semulator3d
  3. DDR4 SDRAM 1x nm tear down report from TechInsights
  4. LPDDR4X SDRAM 1y nm ear down report from TechInsights
  5. LPDDR4 SDRAM 1x nm tear down report from TechInsights
  6. Fried D, Greiner K, Faken D, Kamon M, Pap A, Patz R, Stock M, Lehto J, Breit S. Predictive modeling of pattern-dependent etch effects in large-area fully integrated 3D virtual fabrication. In 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) 2014 Sep 9 (pp. 209-212). IEEE.

 

Share
QingPeng Wang
QingPeng Wang
QingPeng Wang, Ph.D. is a Senior Semiconductor Process & Integration (SPI) Engineer at Coventor, A Lam Research Company. Prior to his position at Coventor, QingPeng worked on FinFET FEOL process development and yield enhancement. as a process integration engineer at SMIC (Semiconductor Manufacturing International Corporation). He currently assists customers in China with process development and applications engineering using Coventor's SEMulator3D product. QingPeng received a doctoral degree in microelectronics from Tokushima University and a 2nd doctoral degree in microelectronics from Dalian University of Technology. Dr. Wang has published more than 30 technical papers in the area of wide bandgap semiconductor fabrication, FinFET fabrication and semiconductor virtual fabrication.

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER