• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Overview of Piezoelectric MEMS: Principles, Applications and the Future
Figure 2. SEMulator3D meshes generated for the model shown in Fig. 1. Left: Delaunay; Center: standard; Right: simple. Cross sections are shown for the Delaunay and standard meshes but the full model is shown for the simple mesh because the volume mesh is not accessible and thus no cross-section view is possible.
Connecting SEMulator3D to Third-Party Design and Analysis Software Using Meshing
April 15, 2021
Figure 4:  CoventorMP® model of bridge-type RF switch in its undeformed, “up” state
RF MEMS Switches: Understanding their Operation, Advantages, and Future
May 20, 2021

Overview of Piezoelectric MEMS: Principles, Applications and the Future

Published by Joan Asselot at April 29, 2021
Categories
  • Coventor Blog
Tags
  • CoventorMP
  • MEMS
  • Piezoelectric MEMS
Figure 2: Piezoelectric µ-mirror

Figure 2: Piezoelectric µ-mirror

What is Piezoelectricity?

Piezoelectricity is a property of certain materials to become electrically polarized under strain and stress. This phenomenon has been studied extensively since it was first discovered in the mid-18th century. Piezoelectric materials can generate an electric charge in response to an applied mechanical stress, and can also generate mechanical stress upon an applied electrical charge. These materials provide a direct 2-way transduction of a signal from the mechanical domain to the electrical domain, and vice-versa.

The Challenges of Piezoelectric Material Production

Processing and manufacturing piezoelectric materials is challenging. In fact, stoichiometry (chemical reaction material control) and morphology (physical structure control) are critical parameters during piezoelectric material production, and accurate control of the piezoelectric crystallization process is required. In addition, commonly used piezoelectric material processes often include materials incompatible with standard CMOS technology. This has previously made it difficult to integrate piezoelectric elements into larger CMOS electronic circuits. The development of low cost, high quality deposition processes to produce piezoelectric materials has made significant progress during the last few decades. Chemical solution deposition and patterning of ferroelectric lead zirconate titanate (PZT) films, for example, has made it possible to integrate piezoelectric materials into MEMS-based transducers.

Piezoelectricity and MEMS

Many commercially successful MEMS devices rely on the displacement of mechanical parts by electrostatic fields to operate, including a number of MEMS-based motion sensors. Piezoelectric-based MEMS provide a more direct and linear actuation and detection mechanism than conventional electrostatically based actuation. There are a large variety of piezoelectric-based MEMS products, including microphones, speakers, gyroscopes, energy harvesters, analog mirrors and others. These piezoelectric applications of MEMS technology can each be designed and studied using CoventorMP®.

CoventorMP is a highly parametrizable design platform dedicated to multiphysics simulation. Its large collection of linear and non-linear analyses capabilities enable a complete study of piezoelectric devices. CoventorMP also includes a MATLAB® Simulink interface for system design, along with a Cadence® interface for IC design, so that the operation of the piezoelectric MEMS device can be studied within its surrounding system and electronic circuit.

Energy Harvester Design Example

Figure 1 illustrates the study of a piezoelectric energy harvester using CoventorMP.  In fabricating a MEMS-based energy harvester, the piezoelectric transducer is designed to maximize the generation of electrical energy. In the example shown in Figure 1, a floating mass is connected to an anchored mass using a suspension beam (similar to a diving board at a pool). A piezoelectric film and two electrode layers have been deposited on top of the suspension beam. Physical deformation of the beam (through movement) will generate a current at the 2 electrodes deposited on top of the beam, due to the presence of the piezoelectric film. In Figure 1 (far left), the 1st resonance mode of the MEMS-based energy harvester is shown. The resonant mode occurs when the piezoelectric stack stretches and pulls back at a frequency close to the natural resonance of the beam structure, so that a large displacement (and more energy) can be efficiently obtained.   In the center of Figure 1, a reduced-order model of the MEMS device (the large block) is shown inside a Cadence circuit model.  The electrical response of the piezoelectric device within its larger circuit is shown on the far right.  CoventorMP can be used to design a MEMS-based energy harvester and predict its electrical response prior to silicon-based testing.

Figure 1: From left to right. Left: 1st resonance mode of energy harvester. Center: Circuit design including MEMS component. Right: Transient analysis of voltage at output resistance

Figure 1: From left to right. Left: 1st resonance mode of energy harvester. Center: Circuit design including MEMS component. Right: Transient analysis of voltage at output resistance

Micromirror Design Example

Some MEMS-based piezoelectric transducers are used to actuate (or move) a microscale structure. As an example, MEMS-based micromirrors use piezoelectric-force to move micron-scale mirrors.  These microscale mirrors are employed in optical collection and display applications, and can be found in products such as video display projectors and LIDAR sensors used in autonomous vehicle control. The micromirror design shown below (Figure 2) is constructed by placing a square mirror on top of a rotor. Thick beams on both sides of the mirror have a piezoelectric layer on top, and are used to apply a moment (force) to the rotor. Due to this applied force, the mirror will rotate in a range that can be precisely determined and controlled.

Figure 2: Piezoelectric µ-mirror

Figure 2: Piezoelectric µ-mirror

What’s next?

In summary, piezoelectric materials are high energy density materials that scale very favorably upon miniaturization. There is a growing interest in using piezoelectric films for MEMS applications. However, significant design and material processing issues need to be overcome to increase the efficiency of piezoelectric MEMS devices.  New and advanced piezoelectric materials will enable the design of novel piezoelectric MEMS products, and provide greater integration with CMOS circuitry and into advanced low-power applications.

 

Reference:

  1. Ulrich Schmid and Michael Schneider, “Editorial for the Special Issue on Piezoelectric MEMS”, Micromachines 2018, 9(5), 237; https://doi.org/10.3390/mi9050237
  2. S Tadigadapa1 and K Mateti, “Piezoelectric MEMS Sensors: State-of-the-Art and Perspectives”, Meas. Sci. Technol. 20 092001, July 2009; https://iopscience.iop.org/article/10.1088/0957-0233/20/9/092001

 

Share
Joan Asselot
Joan Asselot
Joan Asselot is a Corporate Engineer for the MEMS Group at Coventor. He is responsible for software quality assurance and software accuracy testing, and performs analytical studies, finite element simulation and experimental data verification as part of his job position. Joan received his Master of Science degree in Electronic Engineering from ENSEEIHT, along with a Master of Science degree in Electrical and Computer Engineering from the Georgia Institute of Technology.

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER