• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Process Simulation vs. Process Emulation: is SEMulator3D really TCAD?
New Release of SEMulator3D® Now Available
March 7, 2011
Intel Announces Production-Ready 22nm 3-D Tri-Gate Transistor
May 5, 2011

Process Simulation vs. Process Emulation: is SEMulator3D really TCAD?

Published by Coventor at April 2, 2011
Categories
  • Coventor Blog
Tags
  • SEMulator3D
  • TCAD
Left - Silvaco Process Cell (image is from the Silvaco website and is the property of Silvaco).

Left - Silvaco Process Cell (image is from the Silvaco website and is the property of Silvaco).

I was interested to note that Silvaco has recently listed SEMulator3D as a competitor for their VICTORY Process Cell software on their website. It’s great to be mentioned as a contender in the TCAD process simulation space. But I’d like to take the opportunity to examine the following question – are SEMulator3D and VICTORY Process Cell really direct competitors?
On the surface, both SEMulator3D and VICTORY Process Cell can do some similar things. Both tools are fast, layout driven process modeling engines that are designed to build 3D models of MEMS and semiconductor devices. Both tools can model individual process steps or entire process sequences, and can model a variety of process and device types. And both tools can create meshes suitable for further physics simulation.

Left - Silvaco Process Cell (image is from the Silvaco website and is the property of Silvaco).
Left – Silvaco Process Cell (image is from the Silvaco website and is the property of Silvaco).
Right - SEMulator3D
Right – SEMulator3D

Figure 1: A 3D MEMS Actuator, fabricated using the SCREAM process [1]

But despite the superficial similarities, there is an important distinction to be made between process simulation and process emulation. Process Cell and its direct competitors (Synopsys Sentaurus Process and similar) are process simulation tools and are based on TCAD simulation technology. The word “simulation” is key here because these tools simulate process steps using physical process models, driven by physical input parameters (implant energies, etch times and temperatures, etc). The models generated by these tools are well suited for detailed simulation of transistor electrical performance. But due to the complexity of the models, the chip area that can be modeled is relatively small – usually a single transistor, or at most a single layout cell. And because of their TCAD heritage, process simulation tools are often driven by a scripting language (powerful but can be difficult to learn).

SEMulator3D, on the other hand, is a process emulation tool. SEMulator3D creates models of process steps using geometric parameters – parameters that describe the shape, thickness, or depth of individual processing steps. While not as fundamental as physical parameters, geometric parameters are easier to determine (for example, can be extracted from a SEM of a device). SEMulator3D is driven by an easy to use graphical interface, freeing users to think about processing issues rather than script syntax. And SEMulator3D is uniquely capable of modeling large areas of silicon, measured in microns rather than nanometers.

SEM image reproduced with permission of the author (Arjun Selvakumar)
SEM image reproduced with permission of the author (Arjun Selvakumar)
SEMulator3D model
SEMulator3D model

Figure 2: A MEMS threshold accelerometer, fabricated using a dissolved wafer process and Silicon/glass wafer boding [2]

So what does this all mean? From my perspective, it means that both process simulation and emulation are useful, but for different tasks.

3D process simulation (TCAD) is ideally suited for detailed device simulation – and for detailed electrical performance simulation – of individual devices or perhaps single cells.

In contrast, 3D process emulation (SEMulator3D) is ideally suited for fast 3D model generation, visualization, process/layout verification, and especially communication. Since SEMulator3D is fast and easy to use, it’s a great way to communicate about processing topics within the fab. Process engineers and integration teams can save wafers by validating their process and layout before fabbing. And since SEMulator3D supports document creation in a number of standard formats, it’s a great tool for process documentation.

So when you look at these two tools in a bit more detail, they are really quite different. Both are useful and capable, but in different ways. Perhaps both tools will find a niche in the process development cycle and combine to make process development more efficient and profitable.

More information about SEMulator3D is available on the main SEMulator3D web page.

Silvaco VICTORY Process Cell and Synopsys Sentaurus Process are the trademarks of their respective owners.

References:

[1] MacDonald N, 1996 “SCREAM MicroElectromechanical Systems”, Microelectronic Engineering 32 49-73.
[2] Selvakumar A,Yazdi N, Najafi K, 2001 “A wide-range micromachined threshold accelerometer array and interface circuit”, J. Micromech. Microeng. 11 118-125.

Share
Coventor
Coventor

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER