• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • SEMulator3D 2014: Why this is big news
Some Thoughts on 3D Integration and How to Better Understand its Complexity
March 18, 2014
Are MEMS bolometers the next big thing?
April 8, 2014

SEMulator3D 2014: Why this is big news

Published by David Fried at March 30, 2014
Categories
  • Coventor Blog
Tags
  • SEMulator3D

We’re right on the cusp of the SEMulator3D 2014 release. This has been a big release in the making, and I know I’m not alone in my excitement as we approach release day. You can read the press release and get an updated data sheet, but I wanted to take the opportunity to give you my personal engineer-to-engineer perspective on why this is so exciting to anyone doing advanced process development.

The big item to trumpet about is our new Pattern-Dependent Etch models. We’ve enabled multiple different forms of pattern dependence, including short-range effects like Aspect Ratio Dependent Etching (ARDE) and also longer-range effects like Pattern Density Loading (PDL). We’ve applied this capability to the Basic Etch model and also the very popular MultiEtch model. MultiEtch, which made huge improvements in modeling multiple different types of etch physics in multi-material stacks, was released in SEMulator3D 2013. Pattern-Dependence might seem a bit daunting to model, so we’ve taken a few specific actions to help different types of users into this feature. First, Pattern-Dependence can just be switched off, leaving Basic Etch and MultiEtch exactly as users remember them in the last release. Second, for the more process-oriented users, we have a “Calibration Wizard” view, which lets users enter a few measurement points, and has SEMulator3D calculate the numerical dependence coefficients. Finally, for the hard-core modeling community, we let you directly specify modeling coefficients… and even material-dependent coefficients separately. This should keep all of our users happy!

The results of the Pattern-Dependence are really exciting. The model below is a simple via calibration layout which includes an isolated small via, a dense array of small vias and a single large via shape.

With simple calibration, a few critical effects become clear:

• The isolated small via etched shallowest, but with the most vertical sidewalls
• The dense array etches somewhat deeper, but shows a clear dependence between the vias in the center of this array and those on the edge.
• The large shape etches dramatically deeper, with large lateral bias and higher hardmask consumption

These effects match the calibration data well, and the model can then be used to predict the behavior of these processes over a large set of design constructs. This capability is going to let our customers be even more predictive in their virtual fabrication efforts, specifically due to design sensitivities which have become a really hot topic in the industry.

Structure Search was actually released in its first form in October of 2013, but SEMulator3D 2014 represents the first official production release of this powerful checking feature. In contrast with Virtual Metrology, released in 2013, which performs a specific measurement at a specific location of the 3D model, Structure Search examines the entire 3D model, and then reports the locations of specific criteria. This can be used to find, for example, the location of minimum dielectric thickness, a critical reliability criteria for advanced technologies. Output includes a text output listing violations, and also a graphical representation where error markers are superimposed over the fully built 3D model. The examples below show a bunch of other checks that can be performed on this 3D example model of a 48nm pitch integrated BEOL. Now, users can find problems that they didn’t even know to look for. These are the most insidious problems in complex integrated technology.

The SEMulator3D 2014 release also includes 400 other enhancements, improvements and bug fixes (according to the database), but I think the development team may be padding their numbers! In any event, there’s a lot to cheer about in this release. I know the customers have been waiting eagerly for these features, so I can’t wait to let it loose!

Share
David Fried
David Fried
Dr. David M. Fried, is Vice President of Computational Products at Coventor, a Lam Research company, where he is responsible for the company’s strategic direction and implementation of its SEMulator3D virtual fabrication 3D process modeling solution. He leads the execution of technology strategy for technology platforms, partnerships, and external relationships. His expertise touches upon such areas as Silicon-on-Insulator (SOI), FinFETs, memory scaling, strained silicon, and process variability. Fried is a well-respected technologist in the semiconductor industry, with 56 patents to his credit and notable 14-year career with IBM, where he was involved in successive process generations from 65-nanometer and lower. His most recent position was 22nm Chief Technologist for IBM’s Systems and Technology Group. He has Masters and Doctoral degrees in Electrical Engineering from Cornell University.

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER