• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • SEMulator3D 5.0 – It’s COMING!!!
MEMS-CMOS Autonomous Switched Oscillator presented by Guilherme Brondani Torr (© imec) [1]
MEMS System Co-Design at DTIP
May 1, 2015
3d DTC Concept
Don’t miss new Cloud-Based 3D Design-Technology Checking (3D-DTC) demo at DAC!
June 9, 2015

SEMulator3D 5.0 – It’s COMING!!!

Published by Coventor at May 15, 2015
Categories
  • Coventor Blog
Tags
  • SEMulator3D
20nm SRAM Example

20nm SRAM Example

This is my favorite part of the year at Coventor: We’re about to do another MAJOR release of SEMulator3D. Developers are sprinting to the finish line, customers are clamoring for the newest features. I’d like to start talking about the new features of SEMulator3D 5.0, but one blog certainly won’t cover it all. Let’s get started, and we’ll do this as many times as we need to get it all written down.

This SEMulator3D release is jam packed with new capabilities. The first thing the user will notice is an all new Process Editor User Interface. But, sitting beneath the new UI are a bunch of new process models. First, we’ve totally reworked the Ion Implantation and Diffusion models to provide process-predictive dopant response. With this change, we also added doping capabilities onto our Deposition and Epitaxy models. And, in order to visualize all these new doping capabilities, we’ve reworked the 3D Viewer with dopant concentration visualization capabilities. In another critical change, we’ve added new capabilities into Etch and Deposition models to account for source visibility, shadowing and off-axis processing. On top of all this, the development wizards have made performance improvements to the modeling engines, improved the data-collection capabilities in Virtual Metrology and Structure Search, added to the DOE capabilities of the Expeditor batch execution engine, and added a bunch of new bells and whistles to the 3D Viewer. Just trying to write this all down is pretty difficult!

It’s simply too much feature content for one blog… so let’s just start with the all-new doping capabilities.

To be clear, this release is not meant to replace the long cycle-time simulations of implant physics that traditional TCAD can offer. However, many challenges in advanced semiconductor technology development do not require traditional TCAD modeling. In SEMulator3D 5.0, we offer new implant models that capture tilt, twist, range, straggle and lateral straggle of any implant species in 3D. We also add a new Diffusion model that captures thermal dopant diffusion in an easily calibrated scheme. With these two new models, technology developers will quickly and easily be able to evaluate the sensitivity of dopant concentrations to process variations and integration changes. This type of fast turn-around 3D process modeling can deliver the type of big data needed to simplify the day-to-day technology development decisions in advanced semiconductor nodes. Just as a sneak peek, I ran our Coventor internal 20nm Planar CMOS SRAM example through SEMulator3D 5.0 to see the doping in the FETs through the flow, including well implants and anneal, halo implants, in-situ doped SiGe PFET source/drain, implanted NFET source/drain and activation RTA. The results are shown below. While the visualization is pretty impressive, it’s the underlying data and responses to process variation that will be of significant value to technology developers across the industry.

20nm SRAM Example
20nm SRAM Example

OK. I think this is enough for now. But I’ll be writing about some wild new Etch capabilities in SEMulator3D 5.0 next. Stay tuned!

Share
Coventor
Coventor

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER