• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Virtual Fabrication: Not just for ICs. Better insight into manufacturing helps MEMS designers, too.
Predicting the Future of MEMS
October 12, 2013
MEMS+ 4.0: Removing the Barrier between MEMS and ASIC designers
November 4, 2013

Virtual Fabrication: Not just for ICs. Better insight into manufacturing helps MEMS designers, too.

Published by Coventor at October 22, 2013
Categories
  • Coventor Blog
Tags
  • MEMS
  • Technology Reviews
Drive capacitors and proof mass based on [1] illustrate a variety of structures in a typical MEMS gyroscope.

Drive capacitors and proof mass based on [1] illustrate a variety of structures in a typical MEMS gyroscope.

With the current focus on IC processing challenges at sub-20nm device length scales, interest in micron-scale wafer processing seems to be out of the limelight. However, in the world of MEMS, micron-scale processing is dominant for high-volume components such as gyroscopes and accelerometers. In a typical MEMS process flow, tens of microns of silicon are etched to release structural features that are a few microns wide. And while those in IC process integration may think that MEMS processing should be simpler than for leading-edge ICs, the increasing complexity and customization in MEMS designs raise a different set of processing issues, which demand further understanding for successful device manufacturing.

Drive capacitors and proof mass based on [1] illustrate a variety of structures in a typical MEMS gyroscope.
Drive capacitors and proof mass based on [1] illustrate a variety of structures in a typical MEMS gyroscope.

Without the Manhattan-rule restrictions of the CMOS world, MEMS layouts often result in non-rectilinear shapes such as triangular release holes, curved comb fingers, and non-perpendicular corners, all structures infrequently seen in IC layouts. These structures are often manufactured by etching through 10-100um silicon using deep reactive ion etching (DRIE) to form high-aspect ratio holes and trenches, using Bosch or other time-multiplexed process schemes. A variety of MEMS packaging schemes such as TSV integration and wafer bonding before or after the devices are released, introduce further challenges to the process flows.

Examples of different polymerization and lateral/vertical etch rates during DRIE, resulting in (a) some mask undercut and (b) V-shaped profile.
Examples of different polymerization and lateral/vertical etch rates during DRIE, resulting in (a) some mask undercut and (b) V-shaped profile.

In particular, a good understanding of DRIE ensures that the device can be successfully released and function as designed. For example, significant etch undercut under the masking material can be caused by thin sidewall polymer and high lateral etch rates, resulting in smaller features than expected. In contrast, a thicker sidewall polymer and low lateral etch rate can result in a V-shaped profile. The combination of polymer thickness and lateral and vertical etch rates can be explored to understand the process window and ensure that mask undercut is minimized or within a given tolerance.

At a MEMS manufacturer, these lessons are typically learned with costly and time-consuming iterative silicon experimentation. Many MEMS producers have now gone fabless, further obscuring the understanding of design-process interactions. In either manufacturing or fabless development, new virtual fabrication software tools such as Coventor’s SEMulator3D allow different processes and integration schemes to be evaluated during the design phase. This capability can provide detailed understanding of existing and potential fabrication issues during the manufacturing phase.

References:

[1] Chipworks blog, “Apple uses Nine Degrees-of-Freedom Sensing in iPhone 4”, learn more

Share
Coventor
Coventor

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER