• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Using Virtual Process Libraries to Improve Semiconductor Manufacturing
Figure 4:  CoventorMP® model of bridge-type RF switch in its undeformed, “up” state
RF MEMS Switches: Understanding their Operation, Advantages, and Future
May 20, 2021
Figure 2: 3D view of RF MEMS switch model, showing the deflection under residual stress [2]
Overcoming RF MEMS Switch Development Challenges
June 13, 2021

Using Virtual Process Libraries to Improve Semiconductor Manufacturing

Published by Jeonghoon Kim at May 27, 2021
Categories
  • Coventor Blog
Tags
  • Deposition
  • Etch
  • Process Library
  • Process Window Optimization
  • SEMulator3D
Figure 2. Simulation results displaying 3 different etch processes followed by 4 different deposition processes

Figure 2. Simulation results displaying 3 different etch processes followed by 4 different deposition processes

People think that semiconductor process simulation libraries should be developed using a perfect theoretical background that is strongly supported by empirical data. This might be true in academic research, where researchers are trying to develop a systematic approach to understanding a process mechanism. However, it is definitely not true in production fabs, where engineers need to quickly assess test wafers and want to avoid wasting production time and cost.   It is more important in the fab to have a large and accurate behavioral process library then a theoretically perfect one.

1. Virtual process library readiness

Once engineers have established a virtual process library that matches the behavior of actual processes, these virtual libraries don’t need maintenance or regular repeatability checks. Users can arrange processes in their desired order during simulation, or mix processes to support a new process integration scheme. In certain cases, such as when a process defect solution is urgently required, the readiness of a process library can be more important than any other modeling capability.   A well-defined process library allows known good processes to be quickly tested to assist in defect identification and correction.

Figure 1. Example of a process library which is categorized by process and equipment

Figure 1. Example of a process library which is categorized by process and equipment

2. Process module optimization and technology pathfinding

We will now demonstrate the use of a virtual process library to assist in process module optimization and technology pathfinding.   Figure 2 displays the simulation results of 3 different types of etch processes contained in a SEMulator3D® process library.   Each of the etch processes was assigned a different bias to simulate variation in etch process directionality.   The etch process was followed by 4 different types of depositions, to assess gap-fill performance for each etch condition.

Figure 2. Simulation results displaying 3 different etch processes followed by 4 different deposition processes

Figure 2. Simulation results displaying 3 different etch processes followed by 4 different deposition processes

The simulation results demonstrate that Deposition Process #1 provides the best gap-fill performance for each incoming structure, if an intermediate treatment is not available. If deposition treatment is not possible, Etch Process #2 combined with Deposition Process #2 assures better connectivity at the via.  Deposition Process #3 displays the worst performance of all deposition processes, as it leaves thin metal layers inside the via which may cause future reliability problems.  Each of the 3 deposition processes has potential for failure if the incoming etched structure has an overhang at the top of the structure entrance. Consequently, we have modeled an intermediate treatment combined with one of our deposition processes, to decrease the deposition rate at the top of structure. As we can see on the right-hand side of Figure 2, the deposition process combined with an intermediate treatment showed the best gap-fill performance and more finely tuned results.

3. Conclusion

Using a pre-built virtual process library, process assumptions can be tested quite rapidly.  Surprisingly, the simulation results in this study were acquired in less than 5 minutes.   To complete these 12 tests, we only needed to mix and match the required process steps from our virtual process library.  If a user has a large and varied process library that is calibrated with reliable reference data, the results will be predictive and accurately reflect actual process results.   Using a virtual process library, full factorial process experiments can also be simulated with very little effort, saving both expensive tool time and wafers.  The only thing required to achieve these valuable results is the availability of a well-calibrated virtual process library. Once a process library is prepared, it can be used to optimize the best process steps for a specific module, without the time and expense of wafer-based testing.

Share
Jeonghoon Kim
Jeonghoon Kim
Jeonghoon (James) Kim is a semiconductor process and integration engineer at Coventor. He has 10 years of experience in semiconductor process engineering, including a position at Dongbu HiTek from 2000 to 2014 as a process engineer responsible for metal, barrier metal, via plug and back grinding applications. In 2013, he joined Applied Materials in Icheon, South Korea, where he worked at customer sites on process qualification, optimization and improvement of interconnecting metal, barrier, and silicide based processes (PVD, MOCVD). James joined Coventor in January 2018, and is currently employed by Coventor’s SPI group in Korea performing semiconductor process development and applications engineering. He received his degree in nuclear engineering from Seoul National University.

Related posts

Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen
Figure 4 displays a single image showing how surface roughness can get transferred to materials etched or deposited later. In this image, the surface roughness has led to scumming, which in turn caused lines to get shorted. The figure shows uneven lines due to surface roughness, with material left behind that crosses two of the lines and creates a short.

Figure 4: Surface roughness can get transferred to materials etched or deposited later. Here, the surface roughness has led to scumming, which in turn caused lines to get shorted.

January 13, 2023

Modeling of Line and Surface Roughness in Semiconductor Processing


Read more - Modeling of Line and Surface Roughness in Semiconductor Processing
Figure 2. Backside power delivery using buried power rails, based on [2] (not to scale).

Figure 2. Backside power delivery using buried power rails, based on [2] (not to scale).

December 19, 2022

The Other Side of the Wafer: The Latest Developments in Backside Power Delivery


Read more - The Other Side of the Wafer: The Latest Developments in Backside Power Delivery
Figure 1:   3D Gyroscope Model example with simulated pressure contours (left), and ambient cavity pressure vs. Q-factor graph with simulated and measured results (right) (courtesy: Murata)

Figure 1:   3D Gyroscope Model example with simulated pressure contours (left), and ambient cavity pressure vs. Q-factor graph with simulated and measured results (right) (courtesy: Murata)

November 28, 2022

Understanding Q-Factors in Gas Encapsulated MEMS Inertial Sensors


Read more - Understanding Q-Factors in Gas Encapsulated MEMS Inertial Sensors

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER