• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • What will the next 30 years of MEMS bring?
3D NAND flash memory array, based on TCAT [1], with 16 cells per string, top gate-select layer and bottom source-select layer.
Challenges in 3D NAND Flash Processing
May 23, 2014
Cross-sectional images of 3D models using Visibility-Limited Deposition model.
Mid summer release of SEMulator3D adds more accuracy for deposition & CMP
July 16, 2014

What will the next 30 years of MEMS bring?

Published by Coventor at June 26, 2014
Categories
  • Coventor Blog
Tags
  • Technology Reviews

Coventor attended the Solid State Sensors, Actuators and Microsystems Conference last week, known simply as “Hilton Head” to the North American MEMS and nanotechnology community. This is a delightful conference held every two years at the same beachfront resort on Hilton Head Island, South Carolina. The location and single track of oral presentations create a congenial atmosphere for engaging with other participants.
At the opening, the conference chair Professor Mehran Mehregany of Case Western Reserve noted that this was the 30th anniversary of the conference and remarked on the incredible technical progress over that period. In 1984, the year of the first conference, MEMS products were only a gleam in the eyes of a select group of researchers. Today, MEMS ship in the billions and are ubiquitous in automobiles, mobile devices, and many other products. Professor Mehregany then asked the assembled micro- and nanotechnology research community a provocative question: Now that MEMS have become a reality, what should we do for the next 30 years? To help the research community answer this question, the organizers assembled a panel of four science fiction writers who shared their speculations on what might be possible in 30 years.

I won’t add my own speculations to the 30-year forecast, but rather focus on a couple trends that were evident in the conference that are likely closer to commercial reality, say within 10 years or less. One trend revolves around various approaches to achieving high-Q in piezo-mechanical oscillators for timing reference applications. The second trend consists of efforts by multiple research groups to microfabricate ultra-precise, navigation-grade gyroscopes. Both of these trends were spurred by a DARPA initiative that started a few years ago to develop precision gyroscopes and timing solutions, both of which are required to enable micro-scale, high-precision, inertial-navigation systems. The fruits of this program were on display at the conference.

MEMS Resonators for Timing

The timing reference market is dominated today by quartz crystal devices, but MEMS-based timing solutions from companies like SiTime, Discera and IDT are expected to grab 5-10% of the $6 billion market in 2015. A critical performance metric for timing references is the temperature coefficient of frequency (TCF). Essentially, TCF is the change in the reference frequency with change in temperature, and it is measured in parts per million (ppm) per degree C for consumer-grade timing references. Roughly speaking, the goal of the DARPA-sponsored effort is to achieve much lower TCF, measured in parts per billion (ppb) per degree C. We listened with considerable interest to reports from multiple research groups on their efforts to develop piezo-MEMS resonators that achieve high quality factor, Q, and ultra-low TCF. Most of these groups are currently researching piezo-MEMS resonators based on aluminum nitride (AlN) as the piezo material, but some are using more exotic materials like gallium nitride (GaN). In subsequent conversations, we learned that all of these groups are struggling to simulate the frequency response of their piezo-mechanical designs using general-purpose finite element tools. As it turns out, CoventorWare includes a very efficient technique for simulating the frequency response of piezo-mechanical resonators and therefore directly addresses the challenge these groups face. We look forward to engaging with these groups to try out the CoventorWare solution.

Frequency response of a piezo-MEMS resonator, simulated with the efficient modal harmonic approach in CoventorWare in 12 minutes on a 4-core laptop.
Frequency response of a piezo-MEMS resonator, simulated with the efficient modal harmonic approach in CoventorWare in 12 minutes on a 4-core laptop.

High-Precision Gyroscopes

Gyroscopes are classified into four groups according to their bias drift precision: consumer, tactical, navigation and strategic. The low-cost MEMS gyros shipping today are consumer grade, the least precise category, but a group headed by Andre Shkel at U.C. Irvine has developed a quad-mass MEMS gryo that is capable of achieving tactical grade precision. Several other research efforts focused on techniques for microfabricating hemispherical gyros patterned after the larger conventionally machined hemispherical gyros that are dominant in navigation-grade applications. The conventionally machined hemispherical gyros are in the range of 3-5 cm diameter in comparison to 0.7 to 1cm diameter for the micro-fabricated hemispherical devices reported at this conference. That’s a significant size reduction, and likely manufacturing cost reduction as well. With continued development, these devices could take over industrial, aerospace and defense applications. Their size, and especially thickness, not to mention cost, probably precludes application in consumer mobile devices any time soon. But who knows what another 30 years of technical progress will bring?

Share
Coventor
Coventor

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER