Example of 6T SRAM CMOS model before the micromirror is built. (Top left) Exploded view of DLP mirror and memory cell. (Bottom left) 6T SRAM. (Top right) 3D model of circuitry. (Bottom right) Top view of MEMS DLP 3D model.

Request Demo