May 26, 2020
Fig 1: Geometrical CFET evolution from a 2 Nanowires-On- 2 Fins architecture to 2 Nanosheets-On- 2 Nanosheets architecture (NW: Nanowire, NS: Nanosheet, S: Source, D: Drain)
Published by Benjamin Vincent at May 26, 2020
Categories

Introducing Nanosheets into Complementary-Field Effect Transistors (CFET)

UNDERSTANDING THE BENEFITS AND CHALLENGES OF A NEW, NEXT-GENERATION SEMICONDUCTOR ARCHITECTURE In our November 2019 blog [1], we discussed using virtual fabrication (SEMulator3D®) to benchmark different process integration options for […]
Do you like it?
Read more - Introducing Nanosheets into Complementary-Field Effect Transistors (CFET)
November 20, 2019
sample CFET architecture
Published by Benjamin Vincent at November 20, 2019
Categories

A Study of Next Generation CFET Process Integration Options

Decision making is a critical step in semiconductor technology development. R&D semiconductor engineers must consider different design and process options early in the development of a next-generation technology. Established techniques […]
Do you like it?
Read more - A Study of Next Generation CFET Process Integration Options