LOG IN
REGISTER
COMPANY
ABOUT
CAREERS
PRESS RELEASE
PRESS COVERAGE
EVENTS
PRODUCTS
SEMulator3D
®
Semiconductor Process Modeling
Coventor
MP
®
MEMS Design Automation
CoventorWare
®
MEMS
+
®
SOLUTIONS
SEMICONDUCTOR SOLUTIONS
MEMS SOLUTIONS
RESOURCES
CASE STUDIES
BLOG
VIDEOS
CONTACT
SUPPORT
Contact Us
Home
chip packaging
Filter by
Categories
Tags
Authors
Show all
All
Coventor Blog
Press Releases
All
3D NAND
ALD
BEOL
bulk Si
Capacitance Analysis
CFET
chip packaging
CMP
CoventorMP
Defect Analysis
Deposition
Digital Twins
DRAM
dry etch
DSOI
DTCO (Design Technology Co-Optimization)
Etch
EUV
Extreme Ultraviolet lithography
FEOL
FinFET
HVM
imec
Lithography and Patterning
MEMS
MEMS gyroscope
MEMS Inertial Sensors
MEMS Micro Mirror
MEMS Microphone
MEMS PDK (Process Design Kits)
MEMS Pressure Sensor
MEMS RF Switch
MEMS Seismometer
MEMS Switch
MEMS+
mesh
Meshing
Nanosheet
NEMS
NEMS BEOL
Netlist
Netlisting
Piezoelectric MEMS
Process Library
Process Model Calibration
Process Window Optimization
Quantum Computing
SADP
SAQP
SEMulator3D
Silicon Photonics
SOI
SRAM
TCAD
Technology Review
Technology Reviews
All
Coventor
Jack Lapidas
Kevin Dean
Linda
Shardul
Sandra Liu
Thomas
Arnaud Parent
Assawer Soussou
Benjamin Vincent
Chris Welham
Dempsey Deng
David Fox
David Fried
Daebin Yim
Gerold Schropfer
Hideyuki Maekoba
Joan Asselot
Joseph Ervin
Jacky Huang
Jeonghoon Kim
Kira Egelhofer Ruegger
Ken Greiner
Mustafa Akbulut
Michael Hargrove
Mattan Kamon
Martha Lee
Pradeep Nanja
QingPeng Wang
Ryan Miller
Sandy Wen
Tae Yeon Oh
Timothy Yang
Yu De Chen
Brian Van Dyk
Karin Conti
Admin
wpengine
August 24, 2020
Published by
Sandy Wen
at
August 24, 2020
Categories
Coventor Blog
Understanding Advanced Packaging Technologies and Their Impact on the Next Generation of Electronics
Chip packaging has expanded from its conventional definition of providing protection and I/O for a discrete chip, to encompassing a growing number of schemes for interconnecting multiple types of chips.
[…]
Contact Us
LOG IN
REGISTER