• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers
A Comparative Evaluation of DRAM bit-line spacer integration schemes
February 28, 2023
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.
The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
April 13, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Published by Timothy Yang at March 22, 2023
Categories
  • Coventor Blog
Tags
  • SEMulator3D
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

Introduction

Cu’s resistivity depends on its crystal structure, void volume, grain boundaries and material interface mismatch, which becomes more significant at smaller scales.  The formation of Cu wires is traditionally done by etching a trench pattern in low-k silicon dioxide using a trench etch process, and subsequently filling the trench with Cu via a damascene flow.  Unfortunately, this method produces multi-crystalline structures with significant grain boundaries and voids,  which increases the Cu wire resistance.  A highly resistive TaN liner material is also utilized in this process to prevent Cu diffusion during the damascene annealing process.

Physical vapor deposition (PVD) can be used to deposit copper at high kinetic energies (between 10 to 100 eV), forming low resistance, dense single crystal structures.  A drawback to PVD is that PVD deposition has a line of sight spread and can only be deposited uniformly on flat surfaces.  It cannot be used to fill deep holes or trenches (Fig 1a).  To form isolated wire shapes, a uniform Cu layer must be deposited on a flat surface and then physically etched by ion beams. Cu forms no volatile compounds with reactive gases, so a reactive ion etch process cannot be used.  Accelerated Ar ions created during ion beam etch (IBE) can remove Cu if the incident angle is very high.  Unfortunately, the etchable regions will be limited due to mask shadowing effects.  Fig 1b shows the regions (in red) where material cannot be etched when the mask is perpendicular to the incoming ion beam.  This etch failure occurs due to either shadowing or blockage of the path of the ejected atom.  When the mask is parallel to the path of the ion, all unmasked regions can be etched.  Thus, ion beam etching is limited to etching line shaped masks of arbitrarily long lengths.

Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids.   Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

Process Steps and Virtual Fabrication Process

In order to understand the effect of deposition and etch on line resistance, we now model the PVD and IBE etch processes using SEMulator3D® visibility deposition and etch functions.  PVD was reproduced using a 30 degree angular spread visibility deposition process in SEMulator3D, which accurately models the random nature of ejected Cu atoms during bombardment with AR ions.  IBE was reproduced in the model using a visibility etch with a 2 degree angular spread and a 60 degree polar angle tilt, to reflect the behavior of grid accelerated ions with low beam divergence.  Both wafers are assumed to have free rotation.  Other process steps have been adjusted in the virtual fabrication process to accommodate IBE and PVD constraints. Fig 2 displays the same structure created using both a damascene Cu fill (Figure 2a) and PVD/IBE process (Figure 2b).  Additional process steps were included to incorporate certain limitations of PVD/IBE and create the equivalent shape for our desired end structures.

Figure 2a (top image) displays the four (4) Damascene fill Cu wire fabrication steps to produce a 16 nm SRAM cell, while Figure 2b (bottom image) displays the equivalent PVD/IBE Cu wire fabrication steps (7) needed to produce the same structure for a 16 nm SRAM cell.

Fig 2a Damascene fill Cu wire fabrication;
Fig 2b PVD/IBE Cu wire fabrication

We then demonstrate that an equivalent 16 nm SRAM circuit cell can be fabricated with PVD/IBE wires while adhering to these limitations.  Since all metal layers above the middle end of line are fabricated from a flat surface, this makes it an idea candidate for PVD/IBE wires, unlike the complex interconnect topologies seen in a FinFET device.  Fig 3 displays the isolated structure of each metal layer, and the necessary steps needed to create a three metal layer FinFET structure using PVD/IBE.

Figure 3a displays a 3D model of a 16 nm FinFET structure after the MEOL via formation is completed, followed by the 3D stacking of an additional 3 metal layers.   Figure 3b displays the complex process steps required to perform metal layer fabrication using PVD/IBE for each of the 3 metal layers.  

Fig 3a 16nm FinFET MEOL and 3 metal layers;
Fig 3b Step by step metal layer fabrication via PVD/IBE

Resistance Results and Conclusion

We then measure the electrical resistance of the wires from the top most metal layer down to the vias of the FinFET P and N channels, for both the damascene flow and physical vapor deposition.  Fig, 4 shows the starting point and ending point of the resistance measurement at the P and N channels (all other insulating materials are transparent).  To compensate for the interface resistance between the TaN liner and the copper wire, the resistivity of copper was increased by using an exponential decay constant of 1 nm as a function of the nearest distance to the TaN interface.  Since a damascene fill Cu deposition is not expected to be fully crystalline, the resistivity of Cu was increased by 50%.  The PVD/IBE copper process does not use a TaN liner, so the exponential decay function was not applied, and the bulk resistivity of copper was used in this model.  A table of resistivity comparing a Damascene flow vs. PVD is included in Figure 4.

Figure 4 displays 3D models of FinFET devices using both damascene flow and physical vapor deposition processes.   The models just display the points at which resistance is measured on the P and N channels.   Underneath the 3D models, a table is displayed that compares the damascene and PVD resistance values for the P & N channels, with a 67% percentage decrease in resistance shown using IBE/PVD compared to damascene deposition.

Figure 4

The resistance values calculated from our model state that we can achieve a 67% decrease in resistance using the IBE/PVD fabrication method compared to a conventional trench etch followed by damascene deposition.  This occurs since no TaN liner is needed in IBE/PVD and there is lower CU resistivity during this process.  Our results indicate that resistivity improvements can be achieved by using IBE/PVD compared to damascene fill during metal line formation, at the cost of a more complex fabrication process.

Share
Timothy Yang
Timothy Yang
Timothy Yang, Ph.D.. is a Software Applications Engineer at Coventor, Inc., a Lam Research Company. Dr. Yang works in process development, integration and yield improvement applications, with expertise in memory technologies. Prior to his work at Coventor, Dr. Yang worked at Tokyo Electron developing etch schemes, post lithography pattern improvement techniques, process flow control for SADP and SAQP patterning applications, and EUV and immersion lithography photoresist technology. Dr. Yang received his B.S. degree in Physics from UCLA, a M.S. degree in Material Science from the Chiba Institute of Technology and a Ph.D. degree in Material Science from Tohoku University

Related posts

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.

Figure 1: DRG. Figure a) isometric view of the layout. Figure b) details of the radial electrodes.

February 27, 2023

Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope


Read more - Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope
Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER