• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Accelerating Semiconductor Module Development using Shared Process Libraries
Figure 2: Microphone parameters
Using Genetic Algorithms in MEMS Design
March 29, 2022
Figure 2: Schematic view of standard CMOS including an electro-mechanical switch monolithically integrated into BEOL [2].   Courtesy:  University of California, Berkeley
There is Plenty of Room at the Top: Imagining Miniaturized Electro-Mechanical Switches in Low-Power Computing Applications
April 26, 2022

Accelerating Semiconductor Module Development using Shared Process Libraries

Published by Jeonghoon Kim at April 15, 2022
Categories
  • Coventor Blog
Tags
  • BEOL
  • Etch
  • Process Library
  • SEMulator3D
Figure 1:  Two different metal line connection designs under consideration

Figure 1:  Two different metal line connection designs under consideration

One of the fastest ways to predict semiconductor manufacturing final results is by adding together the results of performing individual process steps. Unfortunately, this prediction might ignore critical defects that occur in the middle of the combined process sequence. This is the reason that we use advanced computer programs to simulate processes or emulate process integration – to understand accumulated process defects as they occur during the semiconductor manufacturing process.

In SEMulator3D®, process sequences can be stored and modified in process libraries.  Most engineers have their own process libraries that are customized for personal use,  with many users building their own models and libraries from scratch for each process study.   In this article, we will discuss the benefits of using shared, calibrated process libraries during semiconductor technology exploration.

Using Process Libraries to Model Metal Line Structures

As an example, suppose that a thin-film engineer wants to simulate a back-end metallization scheme and study the feasibility of this scheme and the related module connectivity. The engineer has the ability to simulate each of the metal line processes, and thinks that two possible designs would be feasible.

Figure 1:  Two different metal line connection designs under consideration

Figure 1:  Two different metal line connection designs under consideration

In Figure 1, the design on the left (Design A) displays metal lines which are connected sequentially – M1 to M2, and M2 to M3. The design on the right (Design B) displays metal line M1 connected to M3, and metal line M3 connected to M2, along with an additional isolated M1 line.

In Figure 2, a simulated 3D model of the two designs from Figure 1 is displayed.   The engineer will now develop two process sequences to validate each of the 2 metal line designs.

Figure 2:  Simulated 3D Models of the two different metal line connection designs

Figure 2:  Simulated 3D Models of the two different metal line connection designs

Using process modeling software, the engineer begins to simulate the desired metal line structures based upon the newly-developed process steps (see Figure 3).

Figure 3: Metal line structures simulated using newly-developed process steps

Figure 3: Metal line structures simulated using newly-developed process steps

Unfortunately, the engineer does not know which etch process will be required to create the connecting vias needed by this module.  Vias must be etched to connect together the different levels of metal lines (M1, M2 and M3) used in the module. To develop a successful back-end metallization scheme with fully connected metals, the process model must contain not only the metal line process steps but also the calibrated etch steps (or sequences) that can used to simulate the process of building connecting vias. 

Using shared process libraries to build complete modules

Figure 4: Structure using etch process library developed by an etch engineer

Figure 4: Structure using etch process library developed by an etch engineer

Let’s assume that our thin-film engineer has received an etch process structure and library from an etch engineer (Figure 4).  The etch process library (Figure 4) can then be used to simulate the etch structures and combine them with the engineers’ newly-developed metal line structures.

Figure 5: Design A simulated with both process libraries

Figure 5: Design A simulated with both process libraries

Figure 5 displays the simulation results of using Design A, built using a combination of metal line deposition process steps and the contributed etch process library. This design was simulated simply by merging the engineer’s new metal line process library along with the pre-built etch process library.

Figure 6:  Design B simulated with both process libraries.  An unetched via is highlighted

Figure 6:  Design B simulated with both process libraries.  An unetched via is highlighted

Figure 6 displays the simulation results of using Design B, again built with a combination of metal line processes and etch process steps using the 2 process libraries.   In this case, one via was not etched long  enough, and there is an incomplete etch between the metal layers.  Unfortunately, the merged structures and libraries did not provide the intended result. The engineer will need to modify the via etch processes  using newly calibrated etch steps, and verify that the design is correct .

Process recalibration (modifications) to correct errors found during simulation

Since the engineer didn’t achieve the expected metal connectivity in Design B, the etch process in this design will need to be re-calibrated or the design itself modified.   The etch was not deep enough to connect the M1 and M3 metal layers.   The via etch process will need to be lengthened to increase the depth of the via.  Figure 7 displays how the via connection between the M1 and M3 layers can be corrected by using an etch process that is 3 times longer.

Figure 7:  Design B with calibrated (lengthier) via etch

Figure 7:  Design B with calibrated (lengthier) via etch

Alternatively, the metal layers in the vertical dimension can be moved closer (while still using the original, shorter etch process), since there is still a gap between all of the metal lines even if the shorter via etch is used between the M1 and M3 metal layers (Figure 8).

Figure 8:  Design B with modified metal layers

Figure 8:  Design B with modified metal layers

Now that the problems with Design B have been identified, we can simulate the 3 metal line connection structures (one version for Design A, and 2 versions for Design B), using our 2 process libraries and the re-calibrated etch process results (see Figure 9).

Figure 9:  Final simulation results

Figure 9:  Final simulation results

This process development could have been completed by one engineer, but in this case the thin film engineer did not have a completed etch process library.   In addition, using a 2nd process library provided access to validated etch process information, which helped to avoid lengthy delays in process development.  It is much more efficient for teams to collaborate and share accurate process libraries, since this leads to higher accuracy simulations and accelerated module development.  Building and sharing sets of process libraries not only increases the process expertise available within a company, but also leads to more accurate process modeling and faster time to market.

Share
Jeonghoon Kim
Jeonghoon Kim
Jeonghoon (James) Kim is a semiconductor process and integration engineer at Coventor. He has 10 years of experience in semiconductor process engineering, including a position at Dongbu HiTek from 2000 to 2014 as a process engineer responsible for metal, barrier metal, via plug and back grinding applications. In 2013, he joined Applied Materials in Icheon, South Korea, where he worked at customer sites on process qualification, optimization and improvement of interconnecting metal, barrier, and silicide based processes (PVD, MOCVD). James joined Coventor in January 2018, and is currently employed by Coventor’s SPI group in Korea performing semiconductor process development and applications engineering. He received his degree in nuclear engineering from Seoul National University.

Related posts

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

Figure 1: A virtual model of a GAA FET showing residual SiGe after the channel release step. Process engineers have to make a trade-off between silicon loss and residual SiGe.(b) Variation in residual SiGe as a function of the channel width and etch lateral ratio. The higher the channel width, the higher the lateral ratio needed to etch away all the SiGe. Channel widths are shown as delta values from the nominal value of 30 nm.

June 14, 2023

Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration


Read more - Improving Gate All Around (GAA) Transistor Performance using Virtual Process Window Exploration
Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER