Figure 5: Design A simulated with both process libraries