• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Achieving the Vision of Silicon Photonics Processing
3D DTCO Process in SEMulator3D
Design Process Technology Co-Optimization for Manufacturability
September 21, 2016
BEOL Barricades: Navigating Future Yield, Reliability and Cost Challenges
December 15, 2016

Achieving the Vision of Silicon Photonics Processing

Published by Sandy Wen at October 18, 2016
Categories
  • Coventor Blog
Tags
  • SEMulator3D
  • Silicon Photonics
Silicon Photonics Test Die

With the increasing need for faster data transfer rates, the transition from electrical to optical signaling in data processing is inevitable.   Copper cabling cannot keep up with the upcoming data center bandwidth requirements, for applications such as multimedia streaming and high performance computing.  One technology that could enable true optical communication is silicon photonics. Silicon is transparent to IR and is compatible with the 1.3um and 1.55um wavelengths used with fiber optics. While conventional III-V photonics devices are still in demand, silicon for photonics provides the advantage of a low-cost solution that could be integrated with CMOS through conventional silicon processing.

So how are silicon photonics chips manufactured? In most cases, SOI wafers are used.   The high contrast in refractive indices between the silicon and the oxide in the buried layer or the top cladding (oxide or nitride) result in internal reflection. In a typical process flow, the silicon is etched to two depths – one depth to define features such as gratings or ribs, while the other depth etches the entire thickness to the buried oxide for isolating components. Active devices such as modulators or photodetectors are doped to form PN or PIN junctions. Contacts and metallization add electrical connectivity to these active devices, while optical cables are mounted in alignment with couplers such as focusing gratings.

Silicon photonics test die with top cladding removed to show structures, with close-ups of a (a) Mach-Zehnder modulator and (b) directional coupler
Silicon photonics test die with top cladding removed to show structures, with close-ups of a (a) Mach-Zehnder modulator and (b) directional coupler

Silicon photonics processing may sound simple when compared with the manufacture of state-of-the-art logic devices, but manufacturing challenges abound.   Even Intel, a leader in FinFET manufacturing technology, took sixteen years to develop its first Si photonics product before starting shipments this year.   For example, since film thicknesses are selected for optimal optical transmission, process variations that alter waveguide geometry – like uneven etch depths or angled sidewalls— could result in unwanted birefringence or propagation loss.   Beyond on-chip processing challenges, device packaging could include integration with a light source (laser) and fiber optics, adding a different set of design and manufacturing challenges.   These challenges will need to be addressed by design tools (software, modeling) that can help engineers understand process variability and packaging issues inherent in silicon photonic devices, so that new silicon photonics devices can more quickly reach commercialization.

While current applications of silicon photonics are mostly in the data-center world, there are also increasing demands for high bandwidth in conventional logic and memory and in on-board chips. With silicon photonics now proving to be manufacturable, optical interconnects no longer seem like a pipe dream, and it’s only a matter of a lot of R&D (and time) before the vision of silicon photonics is fully realized.

Share
Sandy Wen
Sandy Wen
Sandy Wen is a semiconductor and process integration engineer at Coventor. Previously, she worked at Applied Materials in the Etch business group in various engineering functions, including chamber engineering and yield enhancement solutions. Sandy received her MS in EE from UCLA, and BS in EECS from UC Berkeley.

Related posts

Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.

Figure 1: DRG. Figure a) isometric view of the layout. Figure b) details of the radial electrodes.

February 27, 2023

Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope


Read more - Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope
Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER