• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • The Best and Fastest Ways to Learn MEMS Design
Figure 3: On/off-state current distribution at fin bottom (top figures: no residue; bottom figure: with residue).
Using a Virtual DOE to Predict Process Windows and Device Performance of Advanced FinFET Technology
June 16, 2021
Figure 1: Courtesy, Sam Zhang, Analog Devices
The Latest Techniques that Provide Insight into Package Stress and Temperature Deformation of a MEMS-based Gyroscope
August 13, 2021

The Best and Fastest Ways to Learn MEMS Design

Published by Martha Lee at July 25, 2021
Categories
  • Coventor Blog
Tags
  • CoventorMP
  • MEMS

In 2003, Benedetto Vigna mused that a key to successful MEMS design was “lateral thinking of ‘Leonardo-like’ MEMS engineers … who have a breadth of skills and knowledge in technological processes, materials science, mechanical and electronic design and strong physics background.” [1] For those of us who are not “Leonardo-like,” how do we go about learning how to design a MEMS device?

If you are just getting started, the classic reference textbook for MEMS design is Microsystem Design by Stephen Senturia [2]. This book offers an introduction to MEMS and MEMS design, a discussion of microfabrication, as well as modeling strategies and physics domain considerations for MEMS, circuit, and system-level design.

 

For those seeking to study MEMS design at a university setting, several universities in the United States and around the world offer courses in the fundamentals of Micro and Nano Electromechanical Systems. Here is a list of some of the universities in the United States that have research laboratories dedicated to the study of MEMS and NEMS:

  • The University of California at Berkeley collaborates with key players in the semiconductor and MEMS industry and has several labs dedicated in whole or in part to MEMS and NEMS research, including the Berkeley Sensor and Actuator Center (BSAC). UC Berkeley also offers a Master of Engineering degree with a concentration in MEMS and Nanotechnology.
  • The University of California at Irvine has a Microsystems Lab that does research and development on chip-scale gyroscopes and Inertial Measurement Units (IMU).
  • The University of Minnesota has its Nano and Microsystems Applications Center (NMAC), which provides graduate education through research along with courses in nano and microsystems and their application.
  • Carnegie Mellon University has a Microelectromechanical Systems Lab doing research on miniature sensor and actuator systems.
  • Boston University has a MEMS and Nanotechnology group and a Laboratory for Microsystems Technology (LMST), which is involved in interdisciplinary research on MEMS and metamaterials.
  • The Massachusetts Institute of Technology has its Microsystems Technology Laboratories, which does research in integrated circuits, systems, electronic and photonic devices, MEMS, bio-MEMS, molecular devices, nanotechnology, sensors, and actuators.
  • Marquette University’s MEMS and Advanced Microsystems Laboratory conducts research on membrane sensors and actuators, phase change materials, micro-electrical contacts and micro-switches, energy harvesting and storage, and micro-grids.

For students seeking shorter, non-degree training on MEMS design, these institutions offer courses on general principles of MEMS:

  • High Tech Institute offers a 3-day introductory course on basic MEMS theory. This course reviews how MEMS are processed, applications of MEMS in sensors and actuators, usage issues of MEMS, and MEMS assembly, housing, testing and interconnection technologies.
  • Semitracks, Inc. offers a two-day overview of MEMS technologies that covers design, manufacturing, packaging, reliability, simulation, and testing.
  • The Association of Technology, Management, and Applied Engineering (ATMAE) offers a MEMS Foundation Certification (MFC) program, which covers topics related to the background, theory, and skills involved in microsystems fabrication, including an introduction to actuators, transducers, and sensors.

Coventor, a Lam Research Company, offers software and training for MEMS design using CoventorMP®. Its CoventorMP software platform provides a unified environment for MEMS design, starting from fully parametric design entry to the production of functional models that can be simulated at all levels of abstraction. Within one interface, a user can build a MEMS device and assign material, mechanical, and electrical properties.  The user can also easily simulate device behavior, using a collection of built-in physics models.  You can even see how a MEMS device behaves within its larger circuit or system, to simulate the behavior of your final finished product.  The software includes examples and tutorials that demonstrate how to design and simulate accelerometers, gyroscopes, pressure sensors, microphones, actuators, micromirrors, microbolometers, switches, resonators, and more.

Figure 1:  MEMS Product Design using CoventorMP

Figure 1:  MEMS Product Design using CoventorMP

 

Coventor also provides design-specific training and support for its customers, and CoventorMP is used as a teaching tool in many of the world’s leading university programs. CoventorMP makes it easier than ever for anyone to learn MEMS design and quickly test their new design ideas.

With the academic research, training, and software tools available today, the “Leonardo-like,” multi-disciplinary capabilities previously required to design MEMS are now within reach of anyone who wants to become a MEMS designer.

References

  1. Vigna, “MEMS dilemma: how to move from the “technology push” to the “market pull” category?” 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672), 2003, pp. 159-163, doi: 10.1109/VTSA.2003.1252577.
  2. Senturia, Microsystem Design, 2001, Kluwer Academic Publishers.
Share
Martha Lee
Martha Lee
Martha Lee is a Senior Technical Writer at Coventor, where is she has worked for 22 years. She works with developers, application engineers and Quality Assurance to create documentation for the CoventorMP software suite. She has an undergraduate degree from North Carolina State University.

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER