• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Announcing CoventorMP 2.0
Fig. 3: Leakage current distribution from different directions.
Evaluating the Impact of STI Recess Profile Control on Advanced FinFET Device Performance Using Virtual Fabrication
September 14, 2021
Using Process Modeling to Enhance Device Uniformity during Self-Aligned Quadruple Patterning
October 27, 2021

Announcing CoventorMP 2.0

Published by Coventor at September 17, 2021
Categories
  • Coventor Blog
Tags
  • CoventorMP
  • CoventorWare
  • MEMS
  • MEMS+

We are very pleased to announce the release of our latest MEMS design software, CoventorMP® 2.0!  With the new release, automated parametric design variation for simulation in both MEMS+® and CoventorWare® has never been easier. CoventorMP 2.0 includes scriptable transfer of fully preprocessed models from MEMS+ to CoventorWare for parametric analysis, enhanced device construction and modeling capabilities in MEMS+, and an improved user experience via updated GUI capabilities in both MEMS+ and CoventorWare.

Parametric model creation for CoventorWare has arrived

Preprocessed meshed models in MEMS+ can now be transferred via scripting to CoventorWare for parametric analysis. With CoventorMP 2.0, it is now possible to take full advantage of the scriptable parametric design capabilities of MEMS+. Meshed models can be automatically created in MEMS+ during parametric design studies, and quickly transferred to the powerful FEA/BEM solvers of CoventorWare. A scripting console is also available in CoventorWare to analyze the multiple MEMS+ models generated.

Enhanced Device Construction and Modeling Capabilities in MEMS+

One of the major upgrades of this release is a new MEMS+ enhancement to offer more efficient design with meshed plates. Advancing the powerful automatic meshing capabilities introduced in MEMS+ 6.5, the MEMS+ Wizard can now automatically connect a meshed plate with adjacent components, such as beams and combs. Model construction is greatly simplified as the Wizard will imprint surfaces of touching components onto a meshed plate and create mechanical connectors associated with the imprinted surfaces, and join coincident mechanical connectors. These capabilities can be used to quickly model many kinds of MEMS devices that include plates, beams and comb-based structures.

We’ve also added a new movable “side-gap” component, to enable the modeling of electrode, contact and/or squeezed-film damping acting between two moving in-plane components. The Movable Side Gap is an ideal component for designing flexible lateral overload stoppers, such as in-plane soft-landing contact structures in inertial sensors.   In addition, exposed electrical connectors can now be designated as charge sources, in addition to the currently available Voltage Source designation. This new electrical source type in MEMS+ supports valuable new design capabilities, including MEMS microphone design using charge bias simulation in MEMS+ Simulator and MATLAB.

Improved User Experience with an Updated Interface and Additional Platform Support

A new ToolTips feature has been added to MEMS+, that provides information, warnings, and error notifications directly in the user interface. This real-time software feedback greatly improves design modeling, simulation efficiency and usability.   The CoventorWare graphical user interface and visualizers have also been updated and upgraded, to modernize both analysis setup as well as result visualization.    Finally, we’ve also added MEMS+ Support for MATLAB Scripting and Simulink on Linux, including support for Red Hat Enterprise Linux 7.5 with MATLAB versions 2020a and 2020.

 

For more information about this new release, or how to take advantage of these new capabilities, please contact us.

Share
Coventor
Coventor

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER