• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Defect Evolution in 3D NAND Flash
Time required for transient simulation of a MEMS gyro with Coventor behavioral modeling approach (Architect3D until 2009 and MEMS+ thereafter)
Modeling as a Foundation for TSensors Acceleration
November 26, 2014
Jörg Doblaski of XFAB presented this conceptual view of the state of MEMS design vs. CMOS design
A Lego Block Approach to MEMS Design
April 6, 2015

Defect Evolution in 3D NAND Flash

Published by Sandy Wen at March 12, 2015
Categories
  • Coventor Blog
Tags
  • 3D NAND
  • Defect Analysis
  • SEMulator3D
  • Technology Reviews
Example of a 3D NAND flash memory array.

Figure 1. Example of a 3D NAND flash memory array.

3D NAND Flash has become a hot topic in non-volatile memory these days. While planar NAND flash is still going strong, it has been increasingly difficult to scale planar technology past the sub-20nm lengths and meet upcoming memory cell density and cost targets. In a different approach, Toshiba published early work on 3D NAND in 2007 [1] in which flash cells are stacked vertically to increase cell density. Since then, all major flash memory manufacturers have jumped aboard this train with their own flash architectures, and in 2013, Samsung became the first to ship “V-NAND” in the form of a solid state drive.

Example of a 3D NAND flash memory array.
Figure 1. Example of a 3D NAND flash memory array.

While 3D NAND flash development is in full-swing, manufacturing these vertically-oriented memory strings is extremely challenging. We’ve previously blogged about issues in 3D NAND process integration; this time around, we explored defect evolution during 3D NAND flash processing using SEMulator3D to virtually fabricate the device while placing defect particles in various locations.

The deposition of multi-material film stacks used to create cell strings requires additional defect control. If a defect or other particle becomes embedded in the bottom of these films stacks, the above layers can be deformed so that the resulting surface topology is no longer flat. Obviously, the defect can directly block the channel etch and prevent the NAND string’s channel from reaching the ground (Figure 2a). What is less apparent is the channel etch behavior when the defect is not necessarily in the path of a cell string: the resulting surface deformation can affect the channel etch or wordline cuts, and cause other nearby strings to etch improperly, resulting in cell failure (Figure 2b). Consequently, various process equipment vendors have worked hard to improve film deposition through defect reduction and adjusting film smoothness.

(a) Defect blocks one channel from etching to completion. (b) Defect causes underetch of two
Figure 2. (a) Defect blocks one channel from etching to completion. (b) Defect causes underetch of two

Meanwhile, gate fill regions can also be adversely affected by defects. For example, in the TCAT version of 3D NAND flash [2], silicon nitride layers are removed typically with a wet etch, then the resulting regions are filled with a high-k/metal gate stack. However, if defects reside in the overhang region after the wet etch, it can interfere with the gate stack fill. Using SEMulator3D, we placed a defect between the remaining oxide layers after nitride removal (Figure 3a), then continued with the downstream processing. In one case, the defect actually results in an open within a wordline (Figure 3b).

(a) A particle is placed after silicon nitride removal using wet etching. (b) The metal gate deposition is blocked in the region of particle, creating an electrical break in the wordline.
Figure 3. (a) A particle is placed after silicon nitride removal using wet etching. (b) The metal gate deposition is blocked in the region of particle, creating an electrical break in the wordline.

The use of SEMulator3D allows us to evaluate defect evolution in complex structures like 3D NAND flash. These results can help engineers discover potential weaknesses in a nominal process flow, or help them pinpoint various types of defect-based device failures. With these virtual fabrication techniques, cycles of learning can be saved, reducing time to market for 3D NAND flash.

References

[1] H. Tanaka and et al., “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” in 2007 Symposium on VLSI Technology Digest of Technical Papers, 2007.
[2] J. Jang et al, “Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory,” in 2009 Symposium on VLSI Technology Digest of Technical Papers, 2009.

Share
Sandy Wen
Sandy Wen
Sandy Wen is a semiconductor and process integration engineer at Coventor. Previously, she worked at Applied Materials in the Etch business group in various engineering functions, including chamber engineering and yield enhancement solutions. Sandy received her MS in EE from UCLA, and BS in EECS from UC Berkeley.

Related posts

Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.

Figure 1: DRG. Figure a) isometric view of the layout. Figure b) details of the radial electrodes.

February 27, 2023

Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope


Read more - Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope
Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER