• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Digital Twins for MEMS Product Development
The Effect of Pattern Loading on BEOL Yield and Reliability during Chemical Mechanical Planarization
December 3, 2021
A Fantastic Voyage into Semiconductor Devices
January 4, 2022

Digital Twins for MEMS Product Development

Published by Gerold Schropfer at December 14, 2021
Categories
  • Coventor Blog
Tags
  • CoventorMP
  • Digital Twins
  • MEMS
  • Technology Reviews

A digital twin is a digital representation of a real-world item, and includes software objects or models that represents these real-world items.   In MEMS product development, digital twins (or software models of a MEMS device) can be used to represent a physical MEMS device and can minimize physical prototyping by use of predictive software models.  These models are not only valuable in the conceptual  phase of design, but during all levels of product development such as MEMS device design, packaging, IC design and system design. Digital twins enable faster product development by supporting virtual product testing and experimentation, and by minimizing physical prototypes, sequential development and long build-and-test cycles.

Stage-Gate Methodology for Product Development

The MEMS industry typically employs a stage-gate methodology [1] to develop new products. This methodology is composed of five stages, starting at the concept and feasibility stage and ending in volume production (see Figure 1). The methodology can look slightly different for integrated device manufacturers and fabless companies, but in all cases product development can move into the next stage only after passing a “gate” with well-defined milestones and success criteria.

Figure-1-Stage-Gate-Methodology-during-MEMS-Product-Development

Figure 1: Stage-Gate Methodology during MEMS Product Development

While this methodology is not specific to MEMS design, one characteristic of conventional MEMS product development is that the development cycles are long (historically, at least 5 years)  Even after this duration, successful yield on silicon is not at all guaranteed.

In many MEMS development projects, these five stages continue to be dominated by a “build-and-test” approach, leading to long and unpredictable development cycles. The alternative to this approach is to employ digital twins (or predictive device models) to “virtualize” the product development process.  These predictive models are valuable during all stages of the development process.

Stage 1 – Concept and Feasibility

At the proof-of-concept phase, most MEMS engineers use a simplified analytical model to investigate the ideal behavior of their device.  In a research environment, the engineer might also have a working MEMS device constructed in silicon, but it is usually far from being a manufacturable product. A digital twin, in the form of a process-sensitive model, enables at this stage to combine the advantages of an analytical model with early experimentation and testing.  The digital prototype can verify the proof-of-concept device, and do so much faster than using prototypes produced in a fab.

Stage 2 – Design Development

At the design development stage, the initial version of the MEMS design is brought to the next level through the production of advanced prototypes.  Process flow development, IC design and package  design are often improved in a parallel process, to create the advanced MEMS prototype.  This stage includes many design iterations, with each design iteration taking several months since each prototype must be built in a fab and then fully characterized.  These design iterations can be accelerated by running virtual “Design of Experiments” (DOEs) within a predictive MEMS model, avoiding lengthy fabrication and test cycles.  Virtual experiments also provide early and important insight into MEMS device manufacturability.  Moreover, a predictive process-sensitive model allows investigations that are impossible during normal fabrication, including the testing of an unlimited number of design permutations and deep exploration of complex device behavior. The same type of model can also be used to investigate package effects on the MEMS device and perform initial MEMS & IC co-design.

Stage 3- Technology Engineering

During this stage of product development, engineers need to optimize MEMS design and process, and subsequently freeze their design and pass it to pilot production. This typically requires many short loops of wafer fabrication to co-optimize their design and the available manufacturing technology. Designing a device into an established manufacturing process can substantially shorten this stage of development.  A  MEMS device model, once calibrated with actual data from a fabricated device, allows engineers to study process corners and perform sensitivity analysis on their design. The development of electronic read-out circuitry typically proceeds in parallel during the technology engineering phase, using a validated MEMS device model.

Stage 4- Pilot Production

Once the design and the process flow are finalized, the development enters pilot production. This stage of development requires the fabrication of a massive number of product wafers.  These wafers are used to stabilize the process and determine acceptable process tolerances that can maximize device performance and yield.  Digital twins are extremely valuable in this stage of development.   Predictive process models can provide insight into any trade-offs between process parameter variability and final device performance and yield,  and thus accelerate the transition to the final stage of production.

Stage 5- Production

Regular manufacturing of the product starts at this stage.  Quality monitoring has been implemented, and a selection of process parameters is frequently measured to track yield and to guarantee that the device meets the final product specifications.  At this stage, any digital twin should be validated and calibrated, to provide a complete understanding of device behavior while fully supporting failure mode analysis.

CoventorMP® is a software platform that can be used in MEMS product development to create a digital twin of an actual MEMS device.  It can produce predictive software models that are valuable at all stages of product development.   These models can be used during initial feasibility studies, process-sensitive design optimization and system and package-level co-design and development.

Figure 2: Digital twins developed using CoventorMP® enable initial feasibility studies, process-sensitive design optimization and system-level simulation

Figure 2: Digital twins developed using CoventorMP® enable initial feasibility studies, process-sensitive design optimization and system-level simulation

Conclusion

Digital Twins with predictive device models have many advantages over the traditional “build and test” MEMS development approach:

  • Faster Development Times
    • Cycles of learning based on build-and-test are slow (typically months). Design-of-Experiments using digital twins can be completed quickly (typically hours or days)
  • Lower Cost
    • Savings in masks, wafers, lab time and engineering time can be expected using digital twins. MEMS models can be used to explore many design and process variables that would be too costly to explore using wafer fabrication alone.
  • Provides Additional Insight
    • Digital twins enable investigations that are impossible using “build and test” manufacturing, such as studies utilizing very large sets of design permutations, studies of new material properties, and studies that provide insight into complex physics behavior. These virtual experiments and subsequent understanding can lead to improved product decisions.
  • Enables Concurrent Development Capabilities
    • A MEMS Model (or digital twin) can be used seamlessly in the design of the MEMS chip, its surrounding electronics, and its packaging. This facilitates the parallel development of each of these components, as opposed to the sequential development required using “build-and-test” MEMS product development.
  • Improved Environmental Footprint
    • Virtual experimentation produces less material waste and uses fewer chemical consumables

Reference:

[1] Fitzgerald A.M., White C.D., Chung C.C. (2021) Stages of MEMS Product Development. In: MEMS Product Development. Microsystems and Nanosystems. Springer, Cham. https://doi.org/10.1007/978-3-030-61709-7_3

 

Share
Gerold Schropfer
Gerold Schropfer
Dr. Gerold Schröpfer is Technical Director for Europe and for the MEMS business operations worldwide. For the last ten years, Gerold has been responsible for overseeing Coventor’s European MEMS and semiconductor business activities, including the management of R&D programs, industrial and academic partnerships, and external business relationships. Dr. Schröpfer has more than 20 years of relevant experience in MEMS and semiconductor design, process development and EDA product development. Prior to his current position at Coventor, Gerold carried out pioneering work in the design and development of inertial, tire pressure and magnetic sensors at Sensitec and SensoNor (Infineon). Dr. Schröpfer holds a PhD in engineering science from the University of Neuchâtel (Switzerland) and Franche-Comté (France), as well as a degree in physics from the University of Giessen (Germany).

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER