• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Everything You Need to Know about FDSOI Technology – Advantages, Disadvantages, and Applications of FDSOI
Coventor_June_2018_blog-fig1.a CFET Cross section showing a continuous nitride layer isolating the two M0 levels
Practical Methods to Overcome the Challenges of 3D Logic Design
June 22, 2018
3D NAND Memory Array and Key Process Challenges (Source: Lam Research)
3D NAND: Challenges beyond 96-Layer Memory Arrays
October 12, 2018

Everything You Need to Know about FDSOI Technology – Advantages, Disadvantages, and Applications of FDSOI

Published by Sofiane Guissi at July 20, 2018
Categories
  • Coventor Blog
Tags
  • Technology Reviews
Coventor-July_2018_blog-Figure5_FDSOI_SG_paper

This blog is a summary of a technical and business review of FDSOI technology. Read the full paper here.

Over the past decades, transistor feature size has continuously decreased, leading to an increase in performance and a reduction in power consumption. Consumers have reaped the benefits, with superior electronic devices that have become increasingly useful, valuable, faster and more efficient. In recent years, as transistor feature size has shrunk below 10nm, it has become progressively more difficult to meet the many challenges of next generation technology.

Fully Depleted Silicon on Insulator (FDSOI) CMOS Transistors

FDSOI technology offers a promising answer to these challenges. Fully Depleted Silicon on Insulator, or FDSOI, is a planar process technology that delivers the benefits of reduced silicon geometries while simplifying the manufacturing process. This process technology relies on two primary innovations. First, an ultra-thin layer of insulator, called the buried oxide (BOX), is positioned on top of the base silicon. Then, a very thin silicon film is used to form a transistor channel. Due to the thin film silicon structure, there is no need to dope the channel, thus making the transistor “fully depleted.”

Figure 1 (left) shows a fully depleted (FD) 2D SOI wafer. At center is an illustration of an FDSOI transistor structure (source:  ST Microelectronics). An actual 28nm FDSOI Transistor is shown on the far right (source:  Qing Liu et. al, 2011 VLSI Conference).

From SOI wafer to FDSOI Transistor
Figure 1: From SOI wafer to FDSOI Transistor

FDSOI CMOS Transistor: Key Advantages

FDSOI technology exhibits major benefits for advanced and future technology nodes. Thin silicon film technology allows superior electrostatic control of the gate on the channel of the transistor, compared to conventional architectures (like FinFETs). This control is accomplished by efficient body biasing, which provides faster switching speeds, and provides a good compromise between performance and power consumption at the circuit level.

FDSOI remains a planar technology, which makes it easier to transition from conventional technologies; manufacturability is simplified compared to the manufacture of FinFET devices. The use of thin buried insulator layers in FDSOI offers the ability to dynamically modulate the threshold voltage of the devices and obtain the best compromise between performance and power consumption.
Figure 2 summarizes the main benefits of FDSOI Transistor and technology.

Main Benefits of FDSOI
Figure 2: Main Benefits of FDSOI DIBL -> Drain Induced Barrier Lowering RDF -> Random Dopant Fluctuation FBB & RBB -> Forward & Reverse Body Biasing GP -> Ground Plane

FDSOI APPLICATIONS: Benefits by Market Segment

Automotive is an emerging application area for FDSOI technology, due to its inherent radiation tolerance. IoT products are also expected to be a big market for FDSOI, due to superior RF and analog performance coupled with low power, high performance and relative ease of design. Other application areas including networking infrastructure, machine learning, and consumer multimedia applications.

Summary

In summary, FDSOI technology provides improved speed, reduced power and a simpler manufacturing process compared to bulk silicon technologies. It delivers a good power/performance/cost tradeoff compared to both bulk and FinFET technologies, which has led to adoption in automotive, IoT and other applications. The clear roadmap to improve FDSOI performance provides a path to develop the next generation of high performance, low power semiconductor devices.

If you are interested in learning more about FDSOI technology, you may read the full paper here.

Share
Sofiane Guissi
Sofiane Guissi
Dr. Sofiane Guissi, is a Staff Engineer at COVENTOR. He is in charge of the implementation of its SEMulator3D Virtual Platform Fabrication 3D Process Modeling Solution in Europe. Before joining COVENTOR, Sofiane was a Technologist at Applied Materials for more than 16 years. His expertise touches upon such areas as Process Engineering and Technology Integration of Dielectric and Metallic Films Deposition as well as Ion Implantation, and recently the world of Process Modeling. Sofiane has several publications in the semiconductor industry and has a PhD in Electrical Engineering from the University of Nice Sophia Antipolis in France.

Related posts

Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.

Figure 1: DRG. Figure a) isometric view of the layout. Figure b) details of the radial electrodes.

February 27, 2023

Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope


Read more - Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope
Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER