• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • FinFETs Give Way to Gate-All-Around
Fig. 6: Channel leakage profile from the fin surface to the fin center at different sidewall angle splits.
Micro Loading and its Impact on Device Performance: A Wiggling Active Area Case in an Advanced DRAM Process
October 23, 2020
  Figure 2:  SEMulator3D identifies device electrodes in a 3D structure and simulates device characteristics similar to TCAD software, but without the need for time-consuming TCAD modeling.
Process Window Optimization of DRAM by Virtual Fabrication
December 14, 2020

FinFETs Give Way to Gate-All-Around

Published by Coventor at November 16, 2020
Categories
  • Coventor Blog
Tags
  • FinFET
  • Nanosheet
  • Technology Reviews
Lam_GAA_10.26.20_sq

When they were first commercialized at the 22 nm node, finFETs represented a revolutionary change to the way we build transistors, the tiny switches in the “brains” of a chip. As compared to prior planar transistors, the fin, contacted on three sides by the gate, provides much better control of the channel formed within the fin. But, finFETs are already reaching the end of their utility as challenges mount at the 5- and 3-nm nodes.

Lam_GAA_InArticle1_10.26.20

The Challenges of Transistor Scaling

With every node, device manufacturers scale transistors to deliver both a performance boost and power reduction at lower device area and cost – commonly referred to as PPAC (power, performance, area, cost) scaling. However, further reduction in finFET dimensions leads to limitations in the drive current and electrostatic control.

In planar transistors, the width of the channel could be increased to drive more current and switch on and off faster. However, evolution of CMOS designs to standard cells with lower track height means that there is less flexibility in fin dimensions. Single-fin devices at sub-5 nm nodes will be unable to provide enough drive current.

Furthermore, although three sides of the fin are controlled by the gate, there remains one side that isn’t controlled. As the gate length is reduced, it leads to greater short channel effects and more leakage through the uncontacted bottom of the device, and, as a result, smaller devices can’t meet power and performance goals.

Replacing Fins with Nanosheets

Gate-all-around, or GAA transistors, are a modified transistor structure where the gate contacts the channel from all sides and enables continued scaling. Such transistors are referred to as gate-all-around, or GAA, transistors, and different variants have been proposed.

Early GAA devices will use vertically-stacked nanosheets. They are constructed of separate horizontal sheets, surrounded by gate materials on all sides. This provides improved channel control relative to finFETs. Unlike finFETs, where higher current requires multiple side-by-side fins, the current-carrying capacity of GAA transistors is increased by stacking a few nanosheets vertically, with gate material wrapped around the channels. The nanosheet dimensions can be scaled so that transistors can be sized for the specific performance required.

However, as with fins, the width and spacing of the sheets will drop as the technology scales and as our ability to print finer features continues to improve. At some point, the width of the sheet may be roughly the same as the thickness – at which point they resemble nanowires.

Lam_GAA_InArticle2_10.26.20

Manufacturing Challenges

Nanosheets may be simple in concept, but they present new challenges for manufacturing. Some of those challenges revolve around fabricating the structure; others involve new materials needed to achieve PPAC scaling targets.

The main construction challenges arise as a result of the complex structure being built. The GAA transistors are fabricated by first growing a superlattice of alternating Si and SiGe epitaxial layers, which form the basis for the nanosheets. Critical steps include deposition of an inner dielectric spacer to protect the source/drain regions and define the gate width, as well as the channel release etch to remove the sacrificial layers. That space left by removal of the sacrificial layers then needs to be filled with the gate dielectric and metal including between the nanosheets. New materials are likely to be introduced for the gate metal. Cobalt is being evaluated by some manufacturers, with ruthenium, molybdenum, nickel, and various alloys under consideration.

Lam_GAA_InArticle3_10.26.20

Continued Evolution

GAA transistors will be the successors to FinFETs, with nanosheets evolving to nanowires. These GAA structures should carry through the advanced process nodes currently on the roadmap.

Transistor structures have come a long way from the early planar architectures. Those early pioneers would have been astounded at the evolution, and at the incredible smart and connected world they have enabled. We look forward to seeing what new end-user devices and capabilities the gate-all-around transistor will bring.

Courtesy of Lam Research. (author:  Nerissa Draeger, Ph.D.)

Share
Coventor
Coventor

Related posts

Figure 1 displays a single cell of a conventional DRAM that consists of 2 Word Lines (WLs), a Bit Line (BL) and 2 Storage Node Contacts (SNC) in Figure 1(a). There are 3 images in the figure. The Saddle Fin is produced during the WL etch step (prior to WL metal deposition) and is located below the cell wordline (Figure 1(b), right center inside a yellow dotted circle). The Saddle Fin structure can be seen in detail by making a vertical cut in the wordline direction (Fig.1(b), right). During device simulation, the Saddle Fin performance can be measured by virtually cropping a transistor and adding ports at the Gate, Source and Drain after an SNC Process (Fig.1(c), showing the gate, source and drain).
May 30, 2023

Improving DRAM Device Performance Through Saddle Fin Process Optimization


Read more - Improving DRAM Device Performance Through Saddle Fin Process Optimization
Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER