• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Industry experts debate next generation of process development challenges
Smart System components addressed by the SMAC consortium
Toward Smarter Design of Smart Systems
December 3, 2013
Best wishes for the holidays from Coventor
December 24, 2013

Industry experts debate next generation of process development challenges

Published by Coventor at December 16, 2013
Categories
  • Coventor Blog
Tags
Coventor CTO David Fried leads a panel of industry experts on a discussion of how to address challenges to continued IC scaling

Coventor CTO David Fried leads a panel of industry experts on a discussion of how to address challenges to continued IC scaling

At the 2013 edition of the IEDM conference held this month in Washington, DC, some of the brightest minds in the design and manufacture of semiconductors gathered to discuss trends and challenges in the IC industry. One particular session, hosted by Coventor, assembled 5 experts on leading edge process development from some of the biggest chip players in the business: IBM, GlobalFoundries, Samsung, ST Microelectronics and renowned research organization IMEC.

Coventor CTO David Fried leads a panel of industry experts on a discussion of how to address challenges to continued IC scaling
Coventor CTO David Fried leads a panel of industry experts on a discussion of how to address challenges to continued IC scaling

The consensus of this elite group was not surprising: there is no shortage of new and unprecedented challenges standing in the way of continued scaling of IC technology. Each panelist offered their own opinion on what the biggest challenge is, and they ran the gamut of tough tasks.

While there may not have been 100% agreement on which challenge is greatest, it was clear that new approaches, both technically and business-wise, are required to keep things moving along. So it was appropriate that Coventor, which enables a Virtual Fabrication approach to process development, organized and moderated the panel (under the direction of our own Dr. David Fried). Many of the challenges raised can be addressed very effectively with Coventor’s SEMulator3D platform.

We’d like to thank the expert panelists that came together for this insightful discussion, including

• Dr. Brian Green, Senor Engineer/FEOL Architect: IBM
• Dr. Andy Wei, Principle Member of Technical Staff – 10nm: GLOBALFOUNDRIES
• Jaouen Herve, Director, Modeling & Simulation: ST Microelectronics
• Sean Lian, Director/Technology Lead: Samsung
• Laith Altimime, Director CMOS Technology & Design: IMEC

For a full report on the panel, go to EE times coverage.

Share
Coventor
Coventor

Related posts

Picture of a young man using virtual reality glasses from the 2018 movie “Ready Player One” from Warner Bros.

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen

January 18, 2023

An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen


Read more - An Explanation of the Metaverse and 5 MEMS Technologies Solutions That Will Soon Help Make It Happen
Figure 4 displays a single image showing how surface roughness can get transferred to materials etched or deposited later. In this image, the surface roughness has led to scumming, which in turn caused lines to get shorted. The figure shows uneven lines due to surface roughness, with material left behind that crosses two of the lines and creates a short.

Figure 4: Surface roughness can get transferred to materials etched or deposited later. Here, the surface roughness has led to scumming, which in turn caused lines to get shorted.

January 13, 2023

Modeling of Line and Surface Roughness in Semiconductor Processing


Read more - Modeling of Line and Surface Roughness in Semiconductor Processing
Figure 2. Backside power delivery using buried power rails, based on [2] (not to scale).

Figure 2. Backside power delivery using buried power rails, based on [2] (not to scale).

December 19, 2022

The Other Side of the Wafer: The Latest Developments in Backside Power Delivery


Read more - The Other Side of the Wafer: The Latest Developments in Backside Power Delivery
Figure 1:   3D Gyroscope Model example with simulated pressure contours (left), and ambient cavity pressure vs. Q-factor graph with simulated and measured results (right) (courtesy: Murata)

Figure 1:   3D Gyroscope Model example with simulated pressure contours (left), and ambient cavity pressure vs. Q-factor graph with simulated and measured results (right) (courtesy: Murata)

November 28, 2022

Understanding Q-Factors in Gas Encapsulated MEMS Inertial Sensors


Read more - Understanding Q-Factors in Gas Encapsulated MEMS Inertial Sensors

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER