• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • Intel Announces Production-Ready 22nm 3-D Tri-Gate Transistor
Left - Silvaco Process Cell (image is from the Silvaco website and is the property of Silvaco).
Process Simulation vs. Process Emulation: is SEMulator3D really TCAD?
April 2, 2011
WiSpry RF MEMS wins big with Samsung Flash
January 18, 2012

Intel Announces Production-Ready 22nm 3-D Tri-Gate Transistor

Published by Coventor at May 5, 2011
Categories
  • Coventor Blog
Tags
  • FinFET
  • SEMulator3D
  • Technology Reviews

Yesterday Intel announced its readiness for high-volume manufacturing of 3-D tri-gate (FinFET) transistors. Among other benefits, the tri-gate configuration allows Intel to manufacture higher performance fully-depleted devices without resorting to Silicon-On-Insulator (SOI) wafers. The performance gains quoted by Intel over their own 32nm planar transistor technology are impressive, including a 37% speed increase at low voltage , 18% speed increase at high voltage and 50% or greater power reduction at constant performance. All these performance benefits come with only a 2-3% cost increase.

Transistor

The shift to tri-gate transistors is a major architectural and conceptual shift from standard planar transistors. Due to the non-planar nature of the devices, process integration challenges in producing such a device are considerable. SEMulator3D is well placed to help process integration engineers understand and surmount manufacturing challenges for advanced FinFET devices, as demonstrated with the 32nm FinFET models that are available on our application examples page.

32nm_FinFet_SRAM_Array-resized-600

SEMulator3D is used for process development/integration, as well as documentation and communication about complex processes and for technology transfer. More information about how and why to use SEMulator3D can be found on Coventor’s SEMulator3D webpage.


SEM image and information about Intel transistors are courtesy of Intel Corporation. SEMulator3D is a registered trademark of Coventor, Inc.

Share
Coventor
Coventor

Related posts

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.

Figure 1: DRG. Figure a) isometric view of the layout. Figure b) details of the radial electrodes.

February 27, 2023

Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope


Read more - Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER