• Skip to main content
  • LOG IN
  • REGISTER
Coventor_New_LogoCoventor_New_LogoCoventor_New_LogoCoventor_New_Logo
  • COMPANY
    • ABOUT
    • CAREERS
    • PRESS RELEASE
    • PRESS COVERAGE
    • EVENTS
  • PRODUCTS
    • SEMulator3D®
      Semiconductor Process Modeling
    • CoventorMP®
      MEMS Design Automation
      • CoventorWare®
      • MEMS+®
  • SOLUTIONS
    • SEMICONDUCTOR SOLUTIONS
    • MEMS SOLUTIONS
  • RESOURCES
    • CASE STUDIES
    • BLOG
    • VIDEOS
  • CONTACT
  • SUPPORT
Contact Us
✕
  • Home
  • Coventor Blog
  • The Value of Integrating Process Models with TCAD Simulation (and some tips on how to do it)
BEOL Barricades: Navigating Future Yield, Reliability and Cost Challenges
December 15, 2016
Semiconductor Process Development: Finding a Faster Way to Profitability
February 16, 2017

The Value of Integrating Process Models with TCAD Simulation (and some tips on how to do it)

Published by Jacky Huang at January 20, 2017
Categories
  • Coventor Blog
Tags
  • SEMulator3D
  • TCAD

Nowadays, novel semiconductor technologies have brought complex process flows to the fab. These process flows are needed to support the manufacturing of advanced 3D semiconductor structures. It can be helpful to model process flows, and their effect on a novel device, prior to physical fabrication.

Process modeling is a technique that can predict the 3D structure of a device using an understanding of unit process steps. During process modeling, unit processes (such as deposition conformality, etch anisotropy, selectivity, etc.) interact with each other and with design data in a complex way to impact the final device structure, just as they would in the actual fab.  Process modeling can identify process problems (such as variability issues) prior to actual fabrication, and can eliminate lengthy fabrication cycles needed to qualify a novel technology.

While process modeling is useful, a user might like to export 3D models (built during process simulation) out of the purely physical modeling domain and into other simulation domains, such as electrical device simulation. Predictive process models can be a powerful tool when used in conjunction with third party tools to simulate electrical behavior. For example, we might model the electrical performance of diodes, FinFets and other discrete devices using 3D process models that accurately reflect the physical and material properties of these devices.

Most device electrical simulation tools are TCAD-based tools, which are typically finite-element based. The finite element mesh structures used in these tools are designed to both model the physical structure and solve for the electrical characteristics of the device. Surfaces are modeled with mathematical equations or discrete polygons.  This works for simple, well-defined models, but can fail or can be too mathematically complex for the very complex topologies common in semiconductor devices.  One of the drawbacks of TCAD modeling is the computation time required to arrive at a solution – both process model solution and device electrical solution. A larger modeled area usually means longer simulation time, and modeling complex devices can become impractical using finite element techniques.

SEMulator3D is a process modeling platform that can interface to third-party TCAD tools to assess device electrical performance prior to fabrication. The major advantage of using SEMulator3D over typical finite-element based modeling tools is its ability to quickly create highly-accurate 3D models over large device areas, thanks to its unique voxel-based mesh and computational engine. A voxel is a 3D pixel, and is the basis of the product’s mesh and computation technology. The voxel-based, physics-driven models created in SEMulator3D are very tolerant and don’t fail due to small mask or model defects. This modeling technique is ideal for arbitrarily complex 3D models, and is highly accurate, fast and reliable.

In order to integrate process models with your TCAD simulation, a user must first input mesh information into the process modeling tool.  Users can typically define the element size and other parameters within the mesh at any location. A volume mesh can then be exported to third party TCAD tools or other finite element solvers.

Creating and exporting the best mesh in SEMulator3D sometimes requires trial and error iteration. My own experience has shown that I usually obtain the  best mesh results by using the default mesh parameter settings when  exporting a mesh. If I can’t get the optimal mesh result using the default settings, I will modify the mesh settings or modify the structure and material regions of the meshed device. Of course, voxel resolution also needs to be considered, because any mesh will vary based upon the structure and dimensions of the underlying physical device. When setting the voxel resolution, I generally recommend using a voxel resolution equal to 25% of the thinnest layer of the device structure. For example, if the thinnest layer of the structure is 1nm, we will use a 0.25nm voxel resolution.

Defining and exporting mesh structures is a critical step when integrating process models with TCAD models.   Your reward for a job well done – the ability to quickly and accurately predict changes in the electrical behavior of your device due to device process changes, without having to go through lengthy build-and-test cycles in the fab.

Share
Jacky Huang
Jacky Huang
Shi Hao (Jacky) Huang is a semiconductor and process engineer at Coventor, where he is responsible for semiconductor process modeling initiatives using the SEMulator3D virtual fabrication platform. Huang is an expert in TCAD, foundry and process technologies. He has been involved in the development of 16 nm finFET structures, advanced DRAM arrays, 3D NAND Flash and other device technologies. His work has included design for manufacturing studies, RC extraction, silicon interposer and flip chip package reliability analysis, mechanical simulation studies and process and device simulation experiments. He has been employed on design projects by organizations such as TSMC, UMC and System General Taiwan. He holds a Ph.D in electrical engineering from National Chung Hsing University, Taichung.

Related posts

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

Figure 6 (left to right): Different profiles using pattern dependence for the antenna and sharp head shapes. a) Antenna shape with POR flow (b) Antenna profile with a gate CD of 26nm (c) Sharp head profile with a gate CD of 28nm (d) Sharp head profile with an etch.

April 13, 2023

The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance


Read more - The Impact of Metal Gate Recess Profile on Transistor Resistance and Capacitance
Figure 1a (left) displays the process of performing Physical Vapor Deposition (PVD), including Cu bombardment and filling of voids. Figure 1b (right) displays the process of performing Ion Beam Etch (IBE), including ion beam bombardment, mask shadowing and etch regions.

Fig 1a Physical Vapor Deposition (PVD); Fig 1b Ion Beam Etch (IBE)

March 22, 2023

A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines


Read more - A Deposition and Etch Technique to Lower Resistance of Semiconductor Metal Lines
Left to right: SEMulator3D virtual structures of NON, Low K and Airgap spacers for a DRAM cell, with highlighted SiO2, Polysilicon, Silicon, Si3N4, TIN and W layers

Fig. 1: (a) NON, (b) Low k and (c) Airgap spacer

February 28, 2023

A Comparative Evaluation of DRAM bit-line spacer integration schemes


Read more - A Comparative Evaluation of DRAM bit-line spacer integration schemes
Figure 1 contains physical drawings of a Disk Resonating Gyroscope. Figure 1(a) displays an isometric view of the layout, including the DRG body, grounded electrodes, and the input electrodes and sense electrodes for channels 1 and 2. Figure 1(b) shows a detailed view of the radial electrodes as an inset to Figure 1(a), displaying gaps, thicknesses and other dimensions in microns.

Figure 1: DRG. Figure a) isometric view of the layout. Figure b) details of the radial electrodes.

February 27, 2023

Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope


Read more - Using Machine Learning to Develop a Real-Time Model of a MEMS Disk Resonating Gyroscope

Comments are closed.

Product Information

  • Product Offerings
  • Technical Support & Training
  • Licensing
  • System Requirements

Resources

  • Blog
  • Case Studies
  • Videos
  • 2018 MEMS Design Contest

Company

  • About
  • Press
  • Partners & Programs
  • Contact
© Copyright Coventor Inc., A Lam Research Company, All Rights Reserved
Privacy Policy • Terms of Use
Contact Us
  • LOG IN
  • REGISTER