Front-End-of-Line (FEOL) Archives | Coventor

Influence of SiGe on Parasitic Parameters in PMOS
Read more
Influence of SiGe on Parasitic Parameters in PMOS
Self-aligned Fin Cut Last Patterning Scheme for Fin Arrays of 24nm Pitch and Beyond
Read more
Self-aligned Fin Cut Last Patterning Scheme for Fin Arrays of 24nm Pitch and Beyond
Understanding the Effect of Variability in Bulk FinFET Device Performance
Read more
Understanding the Effect of Variability in Bulk FinFET Device Performance
Design Technology Co-Optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-low-voltage operation
Read more
Design Technology Co-Optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-low-voltage operation
Understanding how small variations in photoresist shape significantly impact multi-patterning yield
Read more
Understanding how small variations in photoresist shape significantly impact multi-patterning yield
FinFET Front End of Line FEOL Process Integration
Read more
FinFET Front End of Line FEOL Process Integration