Whitepaper: CMOS Area Scaling and the Need for High Aspect Ratio Vias

To download your free white paper, please fill out the form below:

Resolving internal routing congestion will be essential to enable CMOS area scaling to the N5 node and beyond. The solution will require new design maneuvers in place and route (PnR), as well as patterning innovations. In this work, we present inter-layer high aspect ratio vias or ‘SuperVia’ (SV) as one technology element that could enable track height scaling to 4.5T at aggressive N5 dimensions. We present morphological results of the patterning scheme and discuss the impact of process variations on SV resistance obtained from empirical resistance simulations.

You might also be interested in:

Pathfinding by process window modeling: Advanced DRAM capacitor patterning process window evaluation using virtual fabrication
Read more - Pathfinding by process window modeling: Advanced DRAM capacitor patterning process window evaluation using virtual fabrication
Pathfinding by process window modeling: Advanced DRAM capacitor patterning process window evaluation using virtual fabrication
A Study of the Impact of Line Edge Roughness on Metal Line Resistance using Virtual Fabrication
Read more - A Study of the Impact of Line Edge Roughness on Metal Line Resistance using Virtual Fabrication
A Study of the Impact of Line Edge Roughness on Metal Line Resistance using Virtual Fabrication
A Triple-Deck CFET Structure with an Integrated SRAM Cell for the 2nm Technology Node and Beyond
Read more - A Triple-Deck CFET Structure with an Integrated SRAM Cell for the 2nm Technology Node and Beyond
A Triple-Deck CFET Structure with an Integrated SRAM Cell for the 2nm Technology Node and Beyond
A Study of Wiggling AA Modeling and its Impact on Device Performance in Advanced DRAM
Read more - A Study of Wiggling AA Modeling and its Impact on Device Performance in Advanced DRAM
A Study of Wiggling AA Modeling and its Impact on Device Performance in Advanced DRAM
Impact of EUV Resist Thickness on Local Critical Dimension Uniformities for <30 nm CD Via Patterning
Read more - Impact of EUV Resist Thickness on Local Critical Dimension Uniformities for <30 nm CD Via Patterning
Impact of EUV Resist Thickness on Local Critical Dimension Uniformities for <30 nm CD Via Patterning
A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options: Comparing Bulk vs. SOI vs. DSOI Starting Substrates
Read more - A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options: Comparing Bulk vs. SOI vs. DSOI Starting Substrates
A Benchmark Study of Complementary-Field Effect Transistor (CFET) Process Integration Options: Comparing Bulk vs. SOI vs. DSOI Starting Substrates
Influence of SiGe on Parasitic Parameters in PMOS
Read more - Influence of SiGe on Parasitic Parameters in PMOS
Influence of SiGe on Parasitic Parameters in PMOS
Backside Power Delivery as a Scaling Knob for Future Systems
Read more - Backside Power Delivery as a Scaling Knob for Future Systems
Backside Power Delivery as a Scaling Knob for Future Systems
Self-aligned Fin Cut Last Patterning Scheme for Fin Arrays of 24nm Pitch and Beyond
Read more - Self-aligned Fin Cut Last Patterning Scheme for Fin Arrays of 24nm Pitch and Beyond
Self-aligned Fin Cut Last Patterning Scheme for Fin Arrays of 24nm Pitch and Beyond
Virtual Fabrication and Advanced Process Control Improve Yield for SAQP Process Assessment with 16 nm Half-Pitch
Read more - Virtual Fabrication and Advanced Process Control Improve Yield for SAQP Process Assessment with 16 nm Half-Pitch
Virtual Fabrication and Advanced Process Control Improve Yield for SAQP Process Assessment with 16 nm Half-Pitch
Process Modeling Exploration for 8 nm Half-Pitch Interconnects
Read more - Process Modeling Exploration for 8 nm Half-Pitch Interconnects
Process Modeling Exploration for 8 nm Half-Pitch Interconnects
N7 FinFET Self-Aligned Quadruple Patterning Modeling
Read more - N7 FinFET Self-Aligned Quadruple Patterning Modeling
N7 FinFET Self-Aligned Quadruple Patterning Modeling