Jacky Huang, Author at Coventor

Filter by
Categories
Tags
Authors
Show all

All
Coventor Blog
Press Releases

All
3D DRAM
3D NAND
ALD
AVS 68
BEOL
bulk Si
Capacitance Analysis
CFET
chip packaging
CMP
Coventor
CoventorMP
CoventorWare
Defect Analysis
Deposition
Digital Twins
DRAM
dry etch
DSOI
DTCO (Design Technology Co-Optimization)
EDTM 2023
Equipment Intelligence
Etch
EUV
Extreme Ultraviolet lithography
FEOL
FinFET
HVM
IEEE Inertial Sensors 2023
IEEE MEMS 2023
imec
ISS 2023
Line Edge Roughness (LER)
Lithography and Patterning
Machine Learning
MEMS
MEMS Accelerometer
MEMS gyroscope
MEMS Inertial Sensors
MEMS Micro Mirror
MEMS Microphone
MEMS PDK (Process Design Kits)
MEMS Pressure Sensor
MEMS RF Switch
MEMS Seismometer
MEMS Switch
MEMS+
mesh
Meshing
Nanosheet
NEMS
NEMS BEOL
Netlist
Netlisting
Piezoelectric MEMS
Process Library
Process Model Calibration
Process Window Optimization
SADP
SAQP
SEMI
SEMICON Korea 2023
Semiconductor Metrology
SEMulator3D
SEMulator3D; DRAM; FEOL
Silicon Photonics
SOI
SPIE Advanced Lithography 2023
SRAM
TCAD
Technology Review
Technology Reviews

September 20, 2019

Figure 6 Capacitance components and capacitance variance compared to different epi thicknesses

Published by Jacky Huang at September 20, 2019

How FinFET Device Performance is Affected by Epitaxial Process Variations

As the need to scale transistors to ever-smaller sizes continues to press on technology designers, the impact of parasitic resistance and capacitance can approach or even outpace other aspects of […]

January 20, 2017

Published by Jacky Huang at January 20, 2017

The Value of Integrating Process Models with TCAD Simulation (and some tips on how to do it)

Nowadays, novel semiconductor technologies have brought complex process flows to the fab. These process flows are needed to support the manufacturing of advanced 3D semiconductor structures. It can be helpful […]